

In-Circuit Serial Programming[™] (ICSP[™]) Guide

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters. design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs. KEELoo® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



Table of Contents

	PAGE
SECTION 1 INTRODUCTION	
In-Circuit Serial Programming™ (ICSP™) Guide	1-1
SECTION 2 TECHNICAL BRIEFS	
How to Implement ICSP™ Using PIC12C5XX OTP MCUs	2-1
How to Implement ICSP™ Using PIC16CXXX OTP MCUs	2-9
How to Implement ICSP™ Using PIC17CXXX OTP MCUs	2-15
How to Implement ICSP™ Using PIC16F8X FLASH MCUs	2-21
SECTION 3 PROGRAMMING SPECIFICATIONS	
In-Circuit Serial Programming for PIC12C5XX OTP MCUs	3-1
In-Circuit Serial Programming for PIC12C67X and PIC12CE67X OTP MCUs	3-15
In-Circuit Serial Programming for PIC14000 OTP MCUs	3-27
In-Circuit Serial Programming for PIC16C55X OTP MCUs	3-39
Programming Specifications for PIC16C6XX/7XX/9XX OTP MCUs	3-51
In-Circuit Serial Programming for PIC17C7XX OTP MCUs	3-75
In-Circuit Serial Programming for PIC18CXXX OTP MCUs	
PIC16F8X EEPROM Memory Programming Specification	3-147
PIC16F62X EEPROM Memory Programming Specification	3-161
PIC16F87X EEPROM Memory Programming Specification	
SECTION 4 APPLICATION NOTES	
In-Circuit Serial Programming™ (ICSP™) of Calibration Parameters Using a PICmicro® Microcontroller	4-1

NOTES:			



IN-CIRCUIT SERIAL PROGRAMMING™ GUIDE

Section	1	_1	Ī'n	tr	Λd	111	cti	Λī	n
Section		_			w	u	CU	171	П

N.CIRCUIT SERIAL PROGRAMMING™	^ (ICSP™) GUIDE	1_1





INTRODUCTION

In-Circuit Serial ProgrammingTM (ICSPTM) Guide

WHAT IS IN-CIRCUIT SERIAL PROGRAMMING (ICSP)?

In-System Programming (ISP) is a technique where a programmable device is programmed after the device is placed in a circuit board.

In-Circuit Serial Programming (ICSP) is an enhanced ISP technique implemented in Microchip's PICmicro[®] One-Time-Programmable (OTP) and FLASH RISC microcontrollers (MCU). Use of only two I/O pins to serially input and output data makes ICSP easy to use and less intrusive on the normal operation of the MCU.

Because they can accommodate rapid code changes in a manufacturing line, PICmicro OTP and FLASH MCUs offer tremendous flexibility, reduce development time and manufacturing cycles, and improve time to market

In-Circuit Serial Programming enhances the flexibility of the PICmicro even further.

This In-Circuit Serial Programming Guide is designed to show you how you can use ICSP to get an edge over your competition. Microchip has helped its customers implement ICSP using PICmicro MCUs since 1992. Contact your local Microchip sales representative today for more information on implementing ICSP in your product.

PICmicro MCUs MAKE IN-CIRCUIT SERIAL PROGRAMMING A CINCH

Unlike many other MCUs, most PICmicro MCUs offer a simple serial programming interface using only two I/O pins (plus power, ground and $V_{\rm PP}$). Following very simple guidelines, these pins can be fully utilized as I/O pins during normal operation and programming pins during ICSP.

ICSP can be activated through a simple 5-pin connector and a standard PICmicro programmer supporting Serial Programming mode such as Microchip's PRO MATE[®] II.

No other MCU has a simpler and less intrusive Serial Programming mode to facilitate your ICSP needs.

WHAT CAN I DO WITH IN-CIRCUIT SERIAL PROGRAMMING?

ICSP is truly an enabling technology that can be used in a variety of ways including:

· Reduce Cost of Field Upgrades

The cost of upgrading a system's code can be dramatically reduced using ICSP. With very little effort and planning, a PICmicro OTP- or FLASH-based system can be designed to have code updates in the field.

For PICmicro FLASH devices, the entire code memory can be rewritten with new code. In PICmicro OTP devices, new code segments and parameter tables can be easily added in program memory areas left blank for update purpose. Often, only a portion of the code (such as a key algorithm) requires update.

Reduce Time to Market

In instances where one product is programmed with different customer codes, generic systems can be built and inventoried ahead of time. Based on actual mix of customer orders, the PICmicro MCU can be programmed using ICSP, then tested and shipped. The lead-time reduction and simplification of finished goods inventory are key benefits.

Calibrate Your System During Manufacturing

Many systems require calibration in the final stages of manufacturing and testing. Typically, calibration parameters are stored in Serial EEPROM devices. Using PICmicro MCUs, it is possible to save the additional system cost by programming the calibration parameters directly into the program memory.

Add Unique ID Code to Your System During Manufacturing

Many products require a unique ID number or a serial number. An example application would be a remote keyless entry device. Each transmitter has a unique "binary key" that makes it very easy to program in the access code at the very end of the manufacturing process and prior to final test.

Serial number, revision code, date code, manufacturer ID and a variety of other useful information can also be added to any product for traceability. Using ICSP, you can eliminate the need for DIP switches or jumpers.

In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc. SQTP is a service mark of Microchip Technology Inc.

Introduction

In fact, this capability is so important to many of our customers that Microchip offers a factory programming service called Serialized Quick Turn Programming (SQTPSM), where each PICmicro MCU device is coded with up to 16 bytes of unique code.

· Calibrate Your System in the Field

Calibration need not be done only in the factory. During installation of a system, ICSP can be used to further calibrate the system to actual operating environment

In fact, recalibration can be easily done during periodic servicing and maintenance. In OTP parts, newer calibration data can be written to blank memory locations reserved for such use.

Customize and Configure Your System in the Field

Like calibration, customization need not be done in the factory only. In many situations, customizing a product at installation time is very useful. A good example is home or car security systems where ID code, access code and other such information can be burned in after the actual configuration is determined. Additionally, you can save the cost of DIP switches and jumpers, which are traditionally used.

Program Dice When Using Chip-On-Board (COB)

If you are using COB, Microchip offers a comprehensive die program. You can get dice that are preprogrammed, or you may want to program the die once the circuit board is assembled. Programming and testing in one single step in the manufacturing process is simpler and more cost effective.


PROGRAMMING TIME CONSIDERATIONS

Programming time can be significantly different between OTP and FLASH MCUs. OTP (EPROM) bytes typically program with pulses in the order of several hundred microseconds. FLASH, on the other hand, require several milliseconds or more per byte (or word) to program.

Figure 1 and Figure 2 below illustrate the programming time differences between OTP and FLASH MCUs. Figure 1 shows programming time in an ideal programmer or tester, where the only time spent is actually programming the device. This is only important to illustrate the minimum time required to program such devices, where the programmer or the tester is fully optimized.

Figure 2 is a more realistic programming time comparison, where the "overhead" time for programmer or a tester is built in. The programmer often requires 3 to 5 times the "theoretically" minimum programming time.


FIGURE 1: PROGRAMMING TIME FOR FLASH AND OTP MCUS (THEORETICAL MINIMUM TIMES)



Note 1: The programming times shown here only include the total programming time for all memory. Typically, a programmer will have quite a bit of overhead over this "theoretical minimum" programming time.

2: In the PIC16CXX MCU (used here for comparison) each word is 14-bits wide. For the sake of simplicity, each word is viewed as "two bytes".

FIGURE 2: PROGRAMMING TIME FOR FLASH AND OTP MCUS
(TYPICAL PROGRAMMING TIMES ON A PROGRAMMER)



. . , . . ,

Note 1: The programming times shown are actual programming times on vendor supplied programmers.

2: Microchip OTP programming times are based on PRO MATE II programmer.

Ramifications

The programming time differences between FLASH and OTP MCUs are not particular material for prototyping quantities. However, its impact can be significant in large volume production.

MICROCHIP PROVIDES A COMPLETE SOLUTION FOR ICSP

Products

Microchip offers the broadest line of ICSP-capable MCUs:

- PIC12C5XX OTP, 8-pin Family
- PIC12C67X OTP, 8-pin Family
- PIC12CE67X OTP, 8-pin Family
- PIC16C6XX OTP, Mid-Range Family
- PIC17C7XX OTP High-End Family
- · PIC18CXXX OTP, High-End Family
- PIC16F62X FLASH, Mid-Range Family
- PIC16F8X FLASH, Mid-Range Family
- PIC6F8XX FLASH, Mid-Range Family

All together, Microchip currently offers over 40 MCUs capable of ICSP.

Development Tools

Microchip offers a comprehensive set of development tools for ICSP that allow system engineers to quickly prototype, make code changes and get designs out the door faster than ever before.

PRO MATE II Production Programmer – a production quality programmer designed to support the Serial Programming mode in MCUs up to midvolume production. PRO MATE II runs under DOS in a Command Line mode, Microsoft[®] Windows[®] 3.1, Windows[®] 95/98, and Windows NT[®]. PRO MATE II is also capable of Serialized Quick Turn ProgrammingSM (SQTPSM), where each device can be programmed with up to 16 bytes of unique code.

Microchip offers an ICSP kit that can be used with the Universal Microchip Device Programmer, PRO MATE II. Together these two tools allow you to implement ICSP with minimal effort and use the ICSP capability of Microchip's PICmicro MCUs.

Technical support

Microchip has been delivering ICSP capable MCUs since 1992. Many of our customers are using ICSP capability in full production. Our field and factory application engineers can help you implement ICSP in your product.

I		4
Intro	\sim 1 I	ction
III LI O	u	CHOIL

NOTES:



IN-CIRCUIT SERIAL PROGRAMMING™ GUIDE

Section 2 – Technical Briefs

HOW TO IMPLEMENT ICSP™ USING PIC12C5XX OTP MCUS	2-1
HOW TO IMPLEMENT ICSP™ USING PIC16CXXX OTP MCUS	2-9
HOW TO IMPLEMENT ICSP™ USING PIC17CXXX OTP MCUS	2-15
HOW TO IMPLEMENT ICSP™ USING PIC16F8X FLASH MCUS	2-21



TB017

How to Implement ICSPTM Using PIC12C5XX OTP MCUs

Author: Thomas Schmidt

Microchip Technology Inc.

INTRODUCTION

The technical brief describes how to implement in-circuit serial programming $^{\text{TM}}$ (ICSP) using the PIC12C5XX OTP PICmicro $^{\!\!\!\! B}$ MCU.

ICSP is a simple way to manufacture your board with an unprogrammed PICmicro MCU and program the device just before shipping the product. Programming the PIC12C5XX MCU in-circuit has many advantages for developing and manufacturing your product.

- Reduces inventory of products with old firmware. With ICSP, the user can manufacture product without programming the PICmicro MCU. The PICmicro MCU will be programmed just before the product is shipped.
- ICSP in production. New software revisions or additional software modules can be programmed during production into the PIC12C5XX MCU.
- ICSP in the field. Even after your product has been sold, a service man can update your program with new program modules.
- One hardware with different software. ICSP allows the user to have one hardware, whereas the PIC12C5XX MCU can be programmed with different types of software.
- Last minute programming. Last minute programming can also facilitate quick turnarounds on custom orders for your products.

IN-CIRCUIT SERIAL PROGRAMMING


To implement ICSP into an application, the user needs to consider three main components of an ICSP system: Application Circuit, Programmer and Programming Environment.

Application Circuit

During the initial design phase of the application circuit, certain considerations have to be taken into account. Figure 1 shows and typical circuit that addresses the details to be considered during design. In order to implement ICSP on your application board you have to put the following issues into consideration:

- Isolation of the GP3/MCLR/VPP pin from the rest of the circuit.
- Isolation of pins GP1 and GP0 from the rest of the circuit.
- 3. Capacitance on each of the VDD, GP3/MCLR/VPP, GP1, and GP0 pins.
- 4. Interface to the programmer.
- Minimum and maximum operating voltage for VDD.





PICmicro, PRO MATE and PICSTART are registered trademarks of Microchip Technology Inc. In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc.

<u>Isolation of the GP3/MCLR/VPP Pin from the Rest of the Circuit</u>

PIC12C5XX devices have two ways of configuring the MCLR pin:

- MCLR can be connected either to an external RC circuit or
- MCLR is tied internally to VDD

When GP3/MCLR/VPP pin is connected to an external RC circuit, the pull-up resistor is tied to VDD, and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor.

Another point of consideration with the GP3/MCLR/VPP pin, is that when the PICmicro MCU is programmed, this pin is driven up to 13V and also to ground. Therefore, the application circuit must be isolated from the voltage coming from the programmer.

When MCLR is tied internally to VDD, the user has only to consider that up to 13V are present during programming of the GP3/MCLR/VPP pin. This might affect other components connected to that pin.

For more information about configuring the GP3/MCLR/VPP internally to VDD, please refer to the PIC12C5XX data sheet (DS40139).

<u>Isolation of Pins GP1 and GP0 from the Rest</u> <u>of the Circuit</u>

Pins GP1 and GP0 are used by the PICmicro MCU for serial programming. GP1 is the clock line and GP0 is the data line.

GP1 is driven by the programmer. GP0 is a bidirectional pin that is driven by the programmer when programming and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating GP1 and GP0 from the rest of the circuit. This isolation circuit must account for GP1 being an input on the PICmicro MCU and for GP0 being bidirectional pin.

For example, PRO MATE[®] II has an output impedance of 1 kW. If the design permits, these pins should not be used by the application. This is not the case with most designs. As a designer, you must consider what type of circuitry is connected to GP1 and GP0 and then make a decision on how to isolate these pins.

Total Capacitance on VDD, GP3/MCLR/VPP, GP1, and GP0

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD, which helps to dampen noise and improve electromagnetic interference. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD.

Interface to the Programmer

Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit.

One solution is to use a driver board between the programmer and the application circuit. The driver board needs a separate power supply that is capable of driving the VPP, VDD, GP1, and GP0 pins with the correct ramp rates and also should provide enough current to power-up the application circuit.

The cable length between the programmer and the circuit is also an important factor for ICSP. If the cable between the programmer and the circuit is too long, signal reflections may occur. These reflections can momentarily cause up to twice the voltage at the end of the cable, that was sent from the programmer. This voltage can cause a latch-up. In this case, a termination resistor has to be used at the end of the signal line.

Minimum and Maximum Operating Voltage for VDD

The PIC12C5XX programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other point of consideration is that the device must be verified at minimum and maximum operation voltage of the circuit in order to ensure proper programming margin.

For example, a battery driven system may operate from three 1.5V cells giving an operating voltage range of 2.7V to 4.5V. The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved.

THE PROGRAMMER

PIC12C5XX MCUs only use serial programming and, therefore, all programmers supporting these devices will support the ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. It is recommended that you buffer the programming signals.

Another point of consideration for the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART® Plus only verifies at 5V and is for prototyping use only. The PIC12C5XX programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third-party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party development tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers.

PROGRAMMING ENVIRONMENT

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. A gang programmer should be chosen for programming multiple MCUs at one time. The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board.

A different method is the uses spring loaded test pins (often referred as pogo-pins). The application circuit has pads on the board for each of the programming signals. Then there is a movable fixture that has pogo pins

in the same configuration as the pads on the board. The application circuit is moved into position and the fixture is moved such that the spring loaded test pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.


OTHER BENEFITS

ICSP provides several other benefits such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM.

Field Programming of PICmicro OTP MCUs


An OTP device is not normally capable of being reprogrammed, but the PICmicro MCU architecture gives you this flexibility provided the size of your firmware is less than half that of the desired device.

This method involves using jump tables for the reset and interrupt vectors. Example 1 shows the location of a main routine and the reset vector for the first time a device with 0.5K-words of program memory is programmed. Example 2 shows the location of a second main routine and its reset vector for the second time the same device is programmed. You will notice that the GOTO Main that was previously at location 0x0002 is replaced with an NOP. An NOP is a program memory location with all the bits programmed as 0s. When the reset vector is executed, it will execute an NOP and then a GOTO Main1 instruction to the new code.



DS91017B-page 2-4

EXAMPLE 2: LOCATION OF THE SECOND MAIN ROUTINE AND IT INTERRUPT VECTOR (AFTER SECOND PROGRAMMING)




TB017

Since the program memory of the PIC12C5XX devices is organized in 256 x 12 word pages, placement of such information as look-up tables and CALL instructions must be taken into account. For further information, please refer to application note *AN581*, *Implementing Long Calls* and application note *AN556*, *Implementing a Table Read*.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing in-circuit system programming solutions. Anyone can create a reliable in-circuit system programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.

APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC



_			4	
	u		7	
•	\Box	.,		
		v		•

NOTES:

DS91017B-page 2-8

TB013

How to Implement ICSPTM Using PIC16CXXX OTP MCUs

Author: Rodger Richey

Microchip Technology Inc.

INTRODUCTION

In-Circuit Serial Programming™ (ICSP) is a great way to reduce your inventory overhead and time-to-market for your product. By assembling your product with a blank Microchip microcontroller (MCU), you can stock one design. When an order has been placed, these units can be programmed with the latest revision of firmware, tested, and shipped in a very short time. This method also reduces scrapped inventory due to old firmware revisions. This type of manufacturing system can also facilitate quick turnarounds on custom orders for your product.

Most people would think to use ICSP with PICmicro® OTP MCUs only on an assembly line where the device is programmed once. However, there is a method by which an OTP device can be programmed several times depending on the size of the firmware. This method, explained later, provides a way to field upgrade your firmware in a way similar to EEPROM- or Flash-based devices.

HOW DOES ICSP WORK?

Now that ICSP appeals to you, what steps do you take to implement it in your application? There are three main components of an ICSP system: Application Circuit, Programmer and Programming Environment.


Application Circuit

The application circuit must be designed to allow all the programming signals to be directly connected to the PICmicro MCU. Figure 1 shows a typical circuit that is a starting point for when designing with ICSP. The application must compensate for the following issues:

- Isolation of the MCLR/V_{PP} pin from the rest of the circuit.
- Isolation of pins RB6 and RB7 from the rest of the circuit
- Capacitance on each of the VDD, MCLR/V_{PP}, RB6, and RB7 pins.
- Minimum and maximum operating voltage for VDD.
- 5. PICmicro Oscillator.
- 6. Interface to the programmer.

The $\overline{\text{MCLR}/V_{\text{PP}}}$ pin is normally connected to an RC circuit. The pull-up resistor is tied to VDD and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor. It is, therefore, recommended that the circuit in Figure 1 be used when an RC is connected to $\overline{\text{MCLR}/V_{\text{PP}}}$. The diode should be a Schottky-type device. Another issue with $\overline{\text{MCLR}/V_{\text{PP}}}$ is that when the PICmicro MCU device is programmed, this pin is driven to approximately 13V and also to ground. Therefore, the application circuit must be isolated from this voltage provided by the programmer.

FIGURE 1: TYPICAL APPLICATION CIRCUIT



Pins RB6 and RB7 are used by the PICmicro MCU for serial programming. RB6 is the clock line and RB7 is the data line. RB6 is driven by the programmer. RB7 is a bidirectional pin that is driven by the programmer when programming, and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating RB6 and RB7 from the rest of the circuit. This isolation circuit must account for RB6 being an input on the PICmicro MCU, and for RB7 being bidirectional (can be driven by both the PICmicro MCU and the programmer). For instance, PRO MATE® II has an output impedance of 1k3/4. If the design permits, these pins should not be used by the application. This is not the case with most applications so it is recommended that the designer evaluate whether these signals need to be buffered. As a designer, you must consider what type of circuitry is connected to RB6 and RB7 and then make a decision on how to isolate these pins. Figure 1 does not show any circuitry to isolate RB6 and RB7 on the application circuit because this is very application dependent.

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD which helps to dampen noise and ripple. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD. Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit. One solution is to use a driver board between the programmer and the application circuit. The driver board requires a separate power supply that is capable of driving the VPP and VDD pins with the correct rise rates and should also provide enough current to power the application circuit. RB6 and RB7 are not buffered on this schematic but may require buffering depending upon the application. A sample driver board schematic is shown in Appendix A.

Note: The driver board design MUST be tested in the user's application to determine the effects of the application circuit on the programming signals timing. Changes may be required if the application places a significant load on VDD, VPP, RB6 OR

The Microchip programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other issue is that the device must be verified at the minimum and maximum voltages at which the application circuit will be operating. For instance, a battery operated system may operate from three 1.5V cells giving an operating voltage range of 2.7V to 4.5V.

The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved. This ensures the PICmicro MCU option over the voltage range of the system.

This final issue deals with the oscillator circuit on the application board. The voltage on MCLR/VPP must rise to the specified program mode entry voltage before the device executes any code. The crystal modes available on the PICmicro MCU are not affected by this issue because the Oscillator Start-up Timer waits for 1024 oscillations before any code is executed. However, RC oscillators do not require any startup time and, therefore, the Oscillator Startup Timer is not used. The programmer must drive MCLR/VPP to the program mode entry voltage before the RC oscillator toggles four times. If the RC oscillator toggles four or more times, the program counter will be incremented to some value X. Now when the device enters programming mode, the program counter will not be zero and the programmer will start programming your code at an offset of X. There are several alternatives that can compensate for a slow rise rate on MCLR/VPP. The first method would be to not populate the R, program the device, and then insert the R. The other method would be to have the programming interface drive the OSC1 pin of the PICmicro MCU to ground while programming. This will prevent any oscillations from occurring during programming.

Now all that is left is how to connect the application circuit to the programmer. This depends a lot on the programming environment and will be discussed in that section.

Programmer

The second consideration is the programmer. PIC16CXXX MCUs only use serial programming and therefore all programmers supporting these devices will support ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. Appendix A shows an example driver board. This driver schematic does not show any buffer circuitry for RB6 and RB7. It is recommended that an evaluation be performed to determine if buffering is required. Another issue with the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART® Plus only verifies at 5V and is for prototyping use only. The Microchip programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers. Some of the third party developers include Advanced Transdata Corporation, BP Microsystems, Data I/O, Emulation Technology and Logical Devices.

Programming Environment

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. You may want to choose a gang programmer to program multiple systems at a time.

The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. This programming cable must also be as short as possible and properly terminated and shielded, or the programming signals may be corrupted by ringing or noise.

Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board. A different method is the use of spring loaded test pins (commonly referred to as pogo pins). The application circuit has pads on the board for each of the programming signals. Then there is a fixture that has pogo pins in the same configuration as the pads on the board. The application circuit or fixture is moved into position such that the pogo pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.

Other Benefits

ICSP provides other benefits, such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM. For example, your system has a thermistor which can vary from one system to another. Storing some calibration information in a table format allows the microcontroller to compensate in software for external component tolerances. System cost can be reduced without affecting the required performance of the system by using software calibration techniques. But how does this relate to ICSP? The PICmicro MCU has already been programmed with firmware that performs a calibration cycle. The calibration data is transferred to a calibration fixture. When all calibration data has been transferred, the fixture places the PICmicro MCU in programming mode and programs the PICmicro MCU with the calibration data. Application note AN656, In-Circuit Serial Programming of Calibration Parameters Using a PICmicro Microcontroller, shows exactly how to implement this type of calibration data programming.

The other benefit of ICSP is serialization. Each individual system can be programmed with a unique or random serial number. One such application of a unique serial number would be for security systems. A typical system might use DIP switches to set the serial number. Instead, this number can be burned into program memory, thus reducing the overall system cost and lowering the risk of tampering.

Field Programming of PICmicro OTP MCUs

An OTP device is not normally capable of being reprogrammed, but the PICmicro MCU architecture gives you this flexibility provided the size of your firmware is at least half that of the desired device and the device is not code protected. If your target device does not have enough program memory, Microchip provides a wide spectrum of devices from 0.5K to 8K program memory with the same set of peripheral features that will help meet the criteria.

The PIC16CXXX microcontrollers have two vectors, reset and interrupt, at locations 0x0000 and 0x0004. When the PICmicro MCU encounters a reset or interrupt condition, the code located at one of these two locations in program memory is executed. The first listing of Example 1 shows the code that is first programmed into the PICmicro MCU. The second listing of Example 1 shows the code that is programmed into the PICmicro MCU for the second time.

EXAMPLE 1: PROGRAMMING CYCLE LISTING FILES

First Program Cycle

Second Program Cycle

Prog	Opcode	Assembly	Pro	og Opcode	Assembly
Mem		Instruction	Mem	n	Instruction
0000	2808	goto Main ; Main	loop 000	0000	nop
0001	3FFF	 ;at 0:	x0008 000	2860	goto Main ;Main now
0002	3FFF	<black></black>	000	02 3FFF	 ;at 0x0060
0003	3FFF	<black></black>	000	3 3FFF	 <blank></blank>
0004	2848	goto ISR ; ISR	at 000	04 0000	nop
0005	3FFF	 		05 28A8	
0006	3FFF	<black></black>			 <blank> ;0x00A8</blank>
0007	3FFF	<black></black>	000	07 3FFF	 <blank></blank>
0008	1683	bsf STATUS, RP0	1	0008	1683 bsf STATUS, RPO
0009	3007	movlw 0x07		9 3007	
000A	009F	movwf ADCON1	000	OA 009F	movwf ADCON1
			į.		
			į.		
			į.		
0048	1COC	btfss PIR1,RBIF	T.	0048	1COC btfss PIR1, RBIF
0049	284E	goto EndISR	004	19 284E	goto EndISR
004A	1806	btfsc PORTB,0	004	1A 1806	btfsc PORTB,0
			į.		
			į.		
			į.		
0060	3FFF	<black></black>	006	50 1683	bsf STATUS, RP0
0061	3FFF	<black></black>	006	3005	movlw 0x05
0062	3FFF	<black></black>	006	52 009F	movwf ADCON1
			į.		
			į.		
			į.		
00A8	3FFF	<black></black>	004	A8 1C0C	btfss PIR1,RBIF
00A9	3FFF	<black></black>	004	A9 28AE	goto EndISR
00AA	3FFF	<black></black>	'		btfsc PORTB,0
			į.		•
			i.		
			į .		

The example shows that to program the PICmicro MCU a second time the memory location 0x0000, originally goto Main (0x2808), is reprogrammed to all 0's which happens to be a nop instruction. This location cannot be reprogrammed to the new opcode (0x2860) because the bits that are 0's cannot be reprogrammed to 1's, only bits that are 1's can be reprogrammed to 0's. The next memory location 0x0001 was originally blank (all 1's) and now becomes a goto (0x2860). When a reset condition occurs, the PICmicro MCU executes the instruction at location 0x0000 which is the nop, a completely benign instruction, and then executes the goto Main to start the execution of code. The example also shows that all program memory locations after 0x005A are blank in the original program so that the second time the PICmicro MCU is programmed, the revised code can be programmed at these locations. The same descriptions can be given for the interrupt vector at location 0x0004.

This method changes slightly for PICmicro MCUs with >2K words of program memory. Each of the goto Main and goto ISR instructions are replaced by the following code segments due to paging on devices with >2K words of program memory.


movlw <page> movlw <page> movwf PCLATH movwf PCLATH
goto Main goto ISR

Now your one time programmable PICmicro MCU is exhibiting more EEPROM- or Flash-like qualities.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing ICSP solutions. Anyone can create a reliable ICSP programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.

APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC



TB015

How to Implement ICSPTM Using PIC17CXXX OTP MCUs

Author: Stan D'Souza

Microchip Technology Inc.

INTRODUCTION

PIC17CXXX microcontroller (MCU) devices can be serially programmed using an RS-232 or equivalent serial interface. As shown in Figure 1, using just three pins, the PIC17CXXX can be connected to an external interface and programmed. In-Circuit Serial Programming (ICSP $^{\text{TM}}$) allows for a greater flexibility in an application as well as a faster time to market for the user's product.


This technical brief will demonstrate the practical aspects associated with ICSP using the PIC17CXXX. It will also demonstrate some key capabilities of OTP devices when used in conjunction with ICSP.

Implementation

The PIC17CXXX devices have special instructions, which enables the user to program and read the PIC17CXXX's program memory. The instructions are TABLWT and TLWT which implement the program memory write operation and TABLRD and TLRD which perform the program memory read operation. For more details, please check the *In-Circuit Serial Programming for PIC17CXXX OTP Microcontrollers Specification* (DS30273), PIC17C4X data sheet (DS30412) and PIC17C75X data sheet (DS30264).

When doing ICSP, the PIC17CXXX runs a boot code, which configures the USART port and receives data serially through the RX line. This data is then programmed at the address specified in the serial data string. A high voltage (about 13V) is required for the EPROM cell to get programmed, and this is usually supplied by the programming header as shown in Figure 1 and Figure 2. The PIC17CXXX's boot code enables and disables the high voltage line using a dedicated I/O line.

FIGURE 1: PIC17CXXX IN-CIRCUIT SERIAL PROGRAMMING USING TABLE WRITE INSTRUCTIONS



PRO MATE and PICSTART are registered trademarks and ICSP is a trademark of Microchip Technology Inc.

© 2003 Microchip Technology Inc. Preliminary DS91015B-page 2-15




FIGURE 2: PIC17CXXX IN-CIRCUIT SERIAL PROGRAMMING SCHEMATIC

ICSP Boot Code

The boot code is normally programmed, into the PIC17CXX device using a PRO MATE[®] or PICSTART[®] Plus or any third party programmer. As depicted in the flowchart in Figure 4, on power-up, or a reset, the program execution always vectors to the boot code. The boot code is normally located at the bottom of the program memory space e.g. 0x700 for a PIC17C42A (Figure 3).


Several methods could be used to reset the PIC17CXXX when the ICSP header is connected to the system board. The simplest method, as shown in Figure 2, is to derive the system 5V, from the 13V supplied by the ICSP header. It is quite common in manufacturing lines, to have system boards programmed with only the boot code ready and available for testing, calibration or final programming. The ICSP header would thus supply the 13V to the system and this 13V would then be stepped down to supply the 5V required to power the system. Please note that the 13V supply should have enough drive capability to supply power to the system as well as maintain the programming voltage of 13V.

The first action of the boot code (as shown in flowchart Figure 4) is to configure the USART to a known baud rate and transmit a request sequence to the ICSP host system. The host immediately responds with an acknowledgment of this request. The boot code then gets ready to receive ICSP data. The host starts sending the data and address byte sequences to the PIC17CXXX. On receiving the address and data information, the 16-bit address is loaded into the TBLPTR registers and the 16-bit data is loaded into the TABLAT registers. The RA2 pin is driven low to enable 13V at MCLR. The PIC17CXXX device then executes a table write instruction. This instruction in turn causes

a long write operation, which disables further code execution. Code execution is resumed when an internal interrupt occurs. This delay ensures that the programming pulse width of 1 ms (max.) is met. Once a location is written, RA2 is driven high to disable further writes and a verify operation is done using the Table read instruction. If the result is good, an acknowledge is sent to the host. This process is repeated till all desired locations are programmed.

In normal operation, when the ICSP header is not connected, the boot code would still execute and the PIC17CXXX would send out a request to the host. However it would not get a response from the host, so it would abort the boot code and start normal code execution.

FIGURE 3: BOOT CODE EXAMPLE FOR PIC17C42A






FIGURE 4: FLOWCHART FOR ICSP BOOT CODE

USING THE ICSP FEATURE ON PIC17CXXX OTP DEVICES

The ICSP feature is a very powerful tool when used in conjunction with OTP devices.

Saving Calibration Information Using ICSP

One key use of ICSP is to store calibration constants or parameters in program memory. It is quite common to interface a PIC17CXXX device to a sensor. Accurate, pre-calibrated sensors can be used, but they are more expensive and have long lead times. Un-calibrated sensors on the other hand are inexpensive and readily available. The only caveat is that these sensors have to be calibrated in the application. Once the calibration constants have been determined, they would be unique to a given system, so they have to be saved in program memory. These calibration parameters/constants can then be retrieved later during program execution and used to improve the accuracy of low cost un-calibrated sensors. ICSP thus offers a cost reduction path for the end user in the application.

Saving Field Calibration Information Using ICSP

Sensors typically tend to drift and lose calibration over time and usage. One expensive solution would be to replace the sensor with a new one. A more cost effective solution however, is to re-calibrated the system and save the new calibration parameter/constants into the PIC17CXXX devices using ICSP. The user program however has to take into account certain issues:


- Un-programmed or blank locations have to be reserved at each calibration constant location in order to save new calibration parameters/constants.
- The old calibration parameters/constants are all programmed to 0, so the user program will have to be "intelligent" and differentiate between blank (0xFFFF), zero (0x0000), and programmed locations.

Figure 5 shows how this can be achieved.

Programming Unique Serial Numbers Using ICSP

There are applications where each system needs to have a unique and sometimes random serial number. Example: security devices. One common solution is to have a set of DIP switches which are then set to a unique value during final test. A more cost effective solution however would be to program unique serial numbers into the device using ICSP. The user application can thus eliminate the need for DIP switches and subsequently reduce the cost of the system.





Code Updates in the Field Using ICSP

With fast time to market it is not uncommon to see application programs which need to be updated or corrected for either enhancements or minor errors/bugs. If ROM parts were used, updates would be impossible and the product would either become outdated or recalled from the field. A more cost effective solution is to use OTP devices with ICSP and program them in the field with the new updates. Figure 6 shows an example where the user has allowed for one field update to his program.


Here are some of the issues which need to be addressed:

- 1. The user has to reserve sufficient blank memory to fit his updated code.
- At least one blank location needs to be saved at the reset vector as well as for all the interrupts.
- Program all the old "goto" locations (located at the reset vector and the interrupts vectors) to 0 so that these instructions execute as NOPs.
- Program new "goto" locations (at the reset vector and the interrupt vectors) just below the old "goto" locations.
- 5. Finally, program the new updated code in the blank memory space.

CONCLUSION

ICSP is a very powerful feature available on the PIC17CXXX devices. It offers tremendous design flexibility to the end user in terms of saving calibration constants and updating code in final production as well as in the field, thus helping the user design a low-cost and fast time-to-market product.

FIGURE 6: CODE UPDATES USING ICSP



© 2003 Microchip Technology Inc. Preliminary DS91015B-page 2-19

TB015

NOTES:

TB016

How to Implement ICSPTM Using PIC16F8X FLASH MCUs

Author: Rodger Richey

Microchip Technology Inc.

INTRODUCTION

In-Circuit Serial Programming™ (ICSP) PICmicro® FLASH microcontrollers (MCU) is not only a great way to reduce your inventory overhead and timeto-market for your product, but also to easily provide field upgrades of firmware. By assembling your product with a Microchip FLASH-based MCU, you can stock the shelf with one system. When an order has been placed, these units can be programmed with the latest revision of firmware, tested, and shipped in a very short time. This type of manufacturing system can also facilitate guick turnarounds on custom orders for your product. You don't have to worry about scrapped inventory because of the FLASH-based program memory. This gives you the advantage of upgrading the firmware at any time to fix those "features" that pop up from time to time.

HOW DOES ICSP WORK?

Now that ICSP appeals to you, what steps do you take to implement it in your application? There are three main components of an ICSP system.

These are the: Application Circuit, Programmer and Programming Environment.


Application Circuit

The application circuit must be designed to allow all the programming signals to be directly connected to the PICmicro MCUs. Figure 1 shows a typical circuit that is a starting point for when designing with ICSP. The application must compensate for the following issues:

- Isolation of the MCLR/VPP pin from the rest of the circuit.
- Isolation of pins RB6 and RB7 from the rest of the circuit.
- Capacitance on each of the VDD, MCLR/VPP, RB6, and RB7 pins.
- 4. Minimum and maximum operating voltage for $V_{\rm DD}.$
- 5. PICmicro Oscillator.
- 6. Interface to the programmer.

The MCLR/VPP pin is normally connected to an RC circuit. The pull-up resistor is tied to VDD and a capacitor is tied to ground. This circuit can affect the operation of ICSP depending on the size of the capacitor. It is, therefore, recommended that the circuit in Figure 1 be used when an RC is connected to MCLR/VPP. The diode should be a Schottky-type device. Another issue with MCLR/VPP is that when the PICmicro MCU device is programmed, this pin is driven to approximately 13V and also to ground. Therefore, the application circuit must be isolated from this voltage provided by the programmer.

FIGURE 1: TYPICAL APPLICATION CIRCUIT



PICmicro, PRO MATE, and PICSTART are registered trademarks of Microchip Technology Inc. In-Circuit Serial Programming and ICSP are trademarks of Microchip Technology Inc.

Pins RB6 and RB7 are used by the PICmicro MCU for serial programming. RB6 is the clock line and RB7 is the data line. RB6 is driven by the programmer. RB7 is a bidirectional pin that is driven by the programmer when programming, and driven by the PICmicro MCU when verifying. These pins must be isolated from the rest of the application circuit so as not to affect the signals during programming. You must take into consideration the output impedance of the programmer when isolating RB6 and RB7 from the rest of the circuit. This isolation circuit must account for RB6 being an input on the PICmicro MCU and for RB7 being bidirectional (can be driven by both the PICmicro MCU and the programmer). For instance, PRO MATE® II has an output impedance of 1k3/4. If the design permits, these pins should not be used by the application. This is not the case with most applications so it is recommended that the designer evaluate whether these signals need to be buffered. As a designer, you must consider what type of circuitry is connected to RB6 and RB7 and then make a decision on how to isolate these pins. Figure 1 does not show any circuitry to isolate RB6 and RB7 on the application circuit because this is very application dependent.

The total capacitance on the programming pins affects the rise rates of these signals as they are driven out of the programmer. Typical circuits use several hundred microfarads of capacitance on VDD which helps to dampen noise and ripple. However, this capacitance requires a fairly strong driver in the programmer to meet the rise rate timings for VDD. Most programmers are designed to simply program the PICmicro MCU itself and don't have strong enough drivers to power the application circuit. One solution is to use a driver board between the programmer and the application circuit. The driver board requires a separate power supply that is capable of driving the VPP and VDD pins with the correct rise rates and should also provide enough current to power the application circuit. RB6 and RB7 are not buffered on this schematic but may require buffering depending upon the application. A sample driver board schematic is shown in Appendix A.

Note:

The driver board design MUST be tested in the user's application to determine the effects of the application circuit on the programming signals timing. Changes may be required if the application places a significant load on Vdd, VPP, RB6 or RB7.

The Microchip programming specification states that the device should be programmed at 5V. Special considerations must be made if your application circuit operates at 3V only. These considerations may include totally isolating the PICmicro MCU during programming. The other issue is that the device must be verified at the minimum and maximum voltages at which the application circuit will be operating. For instance, a battery operated system may operate from three 1.5V

cells giving an operating voltage range of 2.7V to 4.5V. The programmer must program the device at 5V and must verify the program memory contents at both 2.7V and 4.5V to ensure that proper programming margins have been achieved. This ensures the PICmicro MCU option over the voltage range of the system.

This final issue deals with the oscillator circuit on the application board. The voltage on MCLR/VPP must rise to the specified program mode entry voltage before the device executes any code. The crystal modes available on the PICmicro MCU are not affected by this issue because the Oscillator Start-up Timer waits for 1024 oscillations before any code is executed. However, RC oscillators do not require any startup time and, therefore, the Oscillator Startup Timer is not used. The programmer must drive MCLR/VPP to the program mode entry voltage before the RC oscillator toggles four times. If the RC oscillator toggles four or more times, the program counter will be incremented to some value X. Now when the device enters programming mode, the program counter will not be zero and the programmer will start programming your code at an offset of X. There are several alternatives that can compensate for a slow rise rate on MCLR/VPP. The first method would be to not populate the R, program the device, and then insert the R. The other method would be to have the programming interface drive the OSC1 pin of the PICmicro MCU to ground while programming. This will prevent any oscillations from occurring during programming.

Now all that is left is how to connect the application circuit to the programmer. This depends a lot on the programming environment and will be discussed in that section.

Programmer

The second consideration is the programmer. PIC16F8X MCUs only use serial programming and therefore all programmers supporting these devices will support ICSP. One issue with the programmer is the drive capability. As discussed before, it must be able to provide the specified rise rates on the ICSP signals and also provide enough current to power the application circuit. Appendix A shows an example driver board. This driver schematic does not show any buffer circuitry for RB6 and RB7. It is recommended that an evaluation be performed to determine if buffering is required. Another issue with the programmer is what VDD levels are used to verify the memory contents of the PICmicro MCU. For instance, the PRO MATE II verifies program memory at the minimum and maximum VDD levels for the specified device and is therefore considered a production quality programmer. On the other hand, the PICSTART® Plus only verifies at 5V and is for prototyping use only. The Microchip programming specifications state that the program memory contents should be verified at both the minimum and maximum VDD levels that the application circuit will be operating. This implies that the application circuit must be able to handle the varying VDD voltages.

There are also several third party programmers that are available. You should select a programmer based on the features it has and how it fits into your programming environment. The *Microchip Development Systems Ordering Guide* (DS30177) provides detailed information on all our development tools. The *Microchip Third Party Guide* (DS00104) provides information on all of our third party tool developers. Please consult these two references when selecting a programmer. Many options exist including serial or parallel PC host connection, stand-alone operation, and single or gang programmers. Some of the third party developers include Advanced Transdata Corporation, BP Microsystems, Data I/O, Emulation Technology and Logical Devices.

Programming Environment

The programming environment will affect the type of programmer used, the programmer cable length, and the application circuit interface. Some programmers are well suited for a manual assembly line while others are desirable for an automated assembly line. You may want to choose a gang programmer to program multiple systems at a time.

The physical distance between the programmer and the application circuit affects the load capacitance on each of the programming signals. This will directly affect the drive strength needed to provide the correct signal rise rates and current. This programming cable must also be as short as possible and properly terminated and shielded or the programming signals may be corrupted by ringing or noise.

Finally, the application circuit interface to the programmer depends on the size constraints of the application circuit itself and the assembly line. A simple header can be used to interface the application circuit to the programmer. This might be more desirable for a manual assembly line where a technician plugs the programmer cable into the board. A different method is the use of spring loaded test pins (commonly referred to as pogo pins). The application circuit has pads on the board for each of the programming signals. Then there is a fixture that has pogo pins in the same configuration as the pads on the board. The application circuit or fixture is moved into position such that the pogo pins come into contact with the board. This method might be more suitable for an automated assembly line.

After taking into consideration the issues with the application circuit, the programmer, and the programming environment, anyone can build a high quality, reliable manufacturing line based on ICSP.

Other Benefits

ICSP provides other benefits, such as calibration and serialization. If program memory permits, it would be cheaper and more reliable to store calibration constants in program memory instead of using an external serial EEPROM. For example, your system has a thermistor which can vary from one system to another. Storing some calibration information in a table format allows the microcontroller to compensate in software for external component tolerances. System cost can be reduced without affecting the required performance of the system by using software calibration techniques. But how does this relate to ICSP? The PICmicro MCU has already been programmed with firmware that performs a calibration cycle. The calibration data is transferred to a calibration fixture. When all calibration data has been transferred, the fixture places the PICmicro MCU in programming mode and programs the PICmicro MCU with the calibration data. Application note AN656, In-Circuit Serial Programming of Calibration Parameters Using a PICmicro Microcontroller, shows exactly how to implement this type of calibration data programming.

The other benefit of ICSP is serialization. Each individual system can be programmed with a unique or random serial number. One such application of a unique serial number would be for security systems. A typical system might use DIP switches to set the serial number. Instead, this number can be burned into program memory thus reducing the overall system cost and lowering the risk of tampering.


Field Programming of FLASH PICmicro MCUs

With the ISP interface circuitry already in place, these FLASH-based PICmicro MCUs can be easily reprogrammed in the field. These FLASH devices allow you to reprogram them even if they are code protected. A portable ISP programming station might consist of a laptop computer and programmer. The technician plugs the ISP interface cable into the application circuit and downloads the new firmware into the PICmicro MCU. The next thing you know the system is up and running without those annoying "bugs". Another instance would be that you want to add an additional feature to your system. All of your current inventory can be converted to the new firmware and field upgrades can be performed to bring your installed base of systems up to the latest revision of firmware.

CONCLUSION

Microchip Technology Inc. is committed to supporting your ICSP needs by providing you with our many years of experience and expertise in developing ICSP solutions. Anyone can create a reliable ICSP programming station by coupling our background with some forethought to the circuit design and programmer selection issues previously mentioned. Your local Microchip representative is available to answer any questions you have about the requirements for ICSP.

APPENDIX A: SAMPLE DRIVER BOARD SCHEMATIC





IN-CIRCUIT SERIAL PROGRAMMING™ GUIDE

Section 3 – Programming Specifications

IN-CIRCUIT SERIAL PROGRAMMING FOR PIC12C5XX OTP MCUs	3-1
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC12C67X AND PIC12CE67X OTP MCUs	3-15
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC14000 OTP MCUs	3-27
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16C55X OTP MCUs	3-39
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16C6XX/7XX/9XX OTP MCUs	3-51
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC17C7XX OTP MCUs	3-71
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC18CXXX OTP MCUs	3-97
N-CIRCUIT SERIAL PROGRAMMING FOR PIC16F62X FLASH MCUs	3-135
N-CIRCUIT SERIAL PROGRAMMING FOR PIC16F8X FLASH MCUs	3-149
IN-CIRCUIT SERIAL PROGRAMMING FOR PIC16F8XX FLASH MCUs	3-165





PIC12C5XX

In-Circuit Serial Programming[™] for PIC12C5XX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC12C508
- PIC12C508A PIC12CE518
- PIC12C509
- PIC12C509A PIC12CE519
- rfPIC12C509AG
- rfPIC12C509AF

1.0 PROGRAMMING THE PIC12C5XX

The PIC12C5XX can be programmed using a serial method. Due to this serial programming, the PIC12C5XX can be programmed while in the user's system, increasing design flexibility. This programming specification applies to PIC12C5XX devices in all packages.


1.1 Hardware Requirements


The PIC12C5XX requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The Programming mode for the PIC12C5XX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC12C5XX.

Pin Diagram





2.0 PROGRAM MODE ENTRY

The Program/Verify Test mode is entered by holding pins DB0 and DB1 low, while raising MCLR pin from VIL to VIHH. Once in this Test mode, the user program memory and the test program memory can be accessed and programmed in a serial fashion. The first selected memory location is the fuses. **GP0 and GP1 are Schmitt Trigger inputs in this mode.**

Incrementing the PC once (using the increment address command), selects location 0x000 of the regular program memory. Afterwards, all other memory locations from 0x001-01FF (PIC12C508/CE518), 0x001-03FF (PIC12C509/CE519) can be addressed by incrementing the PC.

If the program counter has reached the last user program location and is incremented again, the on-chip special EPROM area will be addressed. (See Figure 2-2 to determine where the special EPROM area is located for the various PIC12C5XX devices.)

2.1 Programming Method

The programming technique is described in the following section. It is designed to ensure good programming margins. It does, however, require a variable power supply for Vcc.

2.1.1 PROGRAMMING METHOD DETAILS

Essentially, this technique includes the following steps:

- Perform blank check at VDD = VDDMIN. Report failure. The device may not be properly erased.
- Program location with pulses and verify after each pulse at VDD = VDDP: where VDDP = VDD range required during programming (4.5V - 5.5V).
- a) Programming condition:

VPP = 13.0V to 13.25V

VDD = VDDP = 4.5V to 5.5V

VPP must be \geq VDD + 7.25V to keep "Programming mode" active.

b) Verify condition:

VDD = VDDP

 $\label{eq:VPP} $$\operatorname{VPP} \geq \operatorname{VDD} + 7.5V$ but not to exceed 13.25V$ If location fails to program after "N" pulses (suggested maximum program pulses of 8), then report error as a programming failure.$

Note: Device must be verified at minimum and maximum specified operating voltages as specified in the data sheet.

- Once location passes "Step 2", apply 11X over programming (i.e., apply 11 times the number of pulses that were required to program the location). This will insure a solid programming margin. The over programming should be made "software programmable" for easy updates.
- 4. Program all locations.

- Verify all locations (using Speed Verify mode) at VDD = VDDMIN.
- Verify all locations at VDD = VDDMAX.
 VDDMIN is the minimum operating voltage spec.
 for the part. VDDMAX is the maximum operating voltage spec. for the part.

2.1.2 SYSTEM REQUIREMENTS

Clearly, to implement this technique, the most stringent requirements will be that of the power supplies:

VPP: VPP can be a fixed 13.0V to 13.25V supply. It must not exceed 14.0V to avoid damage to the pin and should be current limited to approximately 100 mA.

VDD: 2.0V to 6.5V with 0.25V granularity. Since this method calls for verification at different VDD values, a programmable VDD power supply is needed.

Current Requirement: 40 mA maximum

Microchip may release devices in the future with different VDD ranges, which make it necessary to have a programmable VDD.

It is important to verify an EPROM at the voltages specified in this method to remain consistent with Microchip's test screening. For example, a PIC12C5XX specified for 4.5V to 5.5V should be tested for proper programming from 4.5V to 5.5V.

Note: Any programmer not meeting the programmable VDD requirement and the verify at VDDMAX and VDDMIN requirement, may only be classified as a "prototype" or "development" programmer, but not a production programmer.

2.1.3 SOFTWARE REQUIREMENTS

Certain parameters should be programmable (and therefore, easily modified) for easy upgrade.

- a) Pulse width.
- b) Maximum number of pulses, present limit 8.
- Number of over-programming pulses: should be
 = (A N) + B, where N = number of pulses required in regular programming. In our current algorithm A = 11, B = 0.

2.2 Programming Pulse Width

Program Memory Cells: When programming one word of EPROM, a programming pulse width (TPW) of $100~\mu s$ is recommended.

The maximum number of programming attempts should be limited to 8 per word.

After the first successful verify, the same location should be over-programmed with 11X over-programming.

Configuration Word: The configuration word for oscillator selection, WDT (Watchdog Timer) disable and code protection, and \overline{MCLR} enable, requires a programming pulse width (TPWF) of 10 ms. A series of 100 μs pulses is preferred over a single 10 ms pulse.





FIGURE 2-2: PIC12C5XX SERIES PROGRAM MEMORY MAP IN PROGRAM/VERIFY MODE



2.3 Special Memory Locations

The highest address of program memory space is reserved for the internal RC oscillator calibration value. This location should not be overwritten except when this location is blank, and it should be verified, when programmed, that it is a MOVLW XX instruction.

The ID Locations area is only enabled if the device is in Programming/Verify mode. Thus, in normal operation mode, only the memory location 0x000 to 0xNNN will be accessed and the Program Counter will just rollover from address 0xNNN to 0x000 when incremented.

The configuration word can only be accessed immediately after $\overline{\text{MCLR}}$ going from VIL to $\overline{\text{VHH.}}$. The Program Counter will be set to all '1's upon $\overline{\text{MCLR}}$ = VIL. Thus, it has the value "0xFFF" when accessing the configuration EPROM. Incrementing the Program Counter once causes the Program Counter to rollover to all '0's. Incrementing the Program Counter 4K times after RESET ($\overline{\text{MCLR}}$ = VIL) does not allow access to the configuration EPROM.

2.3.1 CUSTOMER ID CODE LOCATIONS

Per definition, the first four words (address TTT to TTT + 3) are reserved for customer use. It is recommended that the customer use only the four lower order bits (bits 0 through 3) of each word and filling the eight higher order bits with '0's.

A user may want to store an identification code (ID) in the ID locations and still be able to read this code after the code protection bit was programmed.

EXAMPLE 2-1: CUSTOMER CODE 0xD1E2

The Customer ID code "0xD1E2" should be stored in the ID locations 0x200-0x203 like this (PIC12C508/508A/CE518):

200: 0000 0000 1101 201: 0000 0000 0001 202: 0000 0000 1110 203: 0000 0000 0010

Reading these four memory locations, even with the code protection bit programmed, would still output on GP0 the bit sequence "1101", "0001", "1110", "0010" which is "0xD1F2".

Note: All other locations in PICmicro® MCU configuration memory are reserved and should not be programmed.

2.4 Program/Verify Mode

The Program/Verify mode is entered by holding pins GP1 and GP0 low, while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial. GP0 and GP1 are Schmitt Trigger inputs in this mode.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means that all I/O are in the RESET state (High impedance inputs).

Note: The MCLR pin should be raised from Vil to VIHH within 9 ms of VDD rise. This is to ensure that the device does not have the PC incremented while in valid operation range.

2.4.1 PROGRAM/VERIFY OPERATION

The GP1 pin is used as a clock input pin, and the GP0 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (GP1) is cycled six times. Each command bit is latched on the falling edge of the clock with the Least Significant bit (LSb) of the command being input first. The data on pin GP0 is required to have a minimum setup and hold time (see AC/DC specs), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 µs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first. Therefore, during a read operation, the LSb will be transmitted onto pin GP0 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μs is required between a command and a data word (or another command).

The commands that are available are listed in Table 2-1.

TABLE 2-1: COMMAND MAPPING

Command	Mapping (MSb LSb)					Data	
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The clock must be disabled during in-circuit programming.

2.4.1.1 Load Data

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. Because this is a 12-bit core, the two MSb's of the data word are ignored. A timing diagram for the load data command is shown in Figure 5-1.

2.4.1.2 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed, starting with the second rising edge of the clock input. The GP0 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. Because this is a 12-bit core, the two MSb's of the data are unused and read as'0'. A timing diagram of this command is shown in Figure 5-2.

2.4.1.3 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.4.1.4 Begin Programming

A load data command must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100 μs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.4.1.5 End Programming

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.5 Programming Algorithm Requires Variable VDD

The PIC12C5XX uses an intelligent algorithm. The algorithm calls for program verification at VDDMIN, as well as VDDMAX. Verification at VDDMIN guarantees good "erase margin". Verification at VDDMAX guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = VCC range required during programming.

VDDMIN = minimum operating VDD spec for the part.

VDDMAX = maximum operating VDD spec for the part.

Programmers must verify the PIC12C5XX at its specified VDDMAX and VDDMIN levels. Since Microchip may introduce future versions of the PIC12C5XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as a "prototype" or "development" programmer, but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC12C5XX family members have several configuration bits. These bits can be programmed (reads '0'), or left unprogrammed (reads '1'), to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD BIT MAP

Bit Numbe	er:	11	10	9	8	7	6	5	4	3	2	1	0
PIC12C	C5XX			_	_	_		_	MCLRE	CP	WDTE	FOSC1	FOSC0
bit 11-5: R	eserve	d : Writ	e as '0	' for PI	C12C5	5XX							
1	: MCLRE: Master Clear Enable bit 1 = MCLR pin enabled 0 = MCLR internally connected to VDD												
1	CP: Code Protect Enable bit 1 = Code memory unprotected 0 = Code memory protected												
	,	Code memory protected TE, WDT Enable bit WDT enabled											

bit 1-0: FOSC<1:0>, Oscillator Selection Bit

11 = External RC oscillator

10 = Internal RC oscillator

01 = XT oscillator

0 = WDT disabled

00 = LP oscillator

4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP bit of the configuration word.

In PIC12C5XX, it is still possible to program and read locations 0x000 through 0x03F, after code protection. Once code protection is enabled, all protected segments read '0's (or "garbage values") and are pre-

vented from further programming. All unprotected segments, including ID locations and configuration word, read normally. These locations can be programmed.

Once code protection is enabled, all code protected locations read 0's. All unprotected segments, including the internal oscillator calibration value, ID, and configuration word read as normal.

4.1 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CODE PROTECTION

PIC12C508

To code protect:

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x40:0x1FF]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled		
ID Locations (0x200 : 0x203)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		

PIC12C508A

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x40:0x1FE]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled
0x1FF Oscillator Calibration Value	Read Enabled, Write Enabled	Read Enabled, Write Enabled
ID Locations (0x200 : 0x203)	Read Enabled, Write Enabled	Read Enabled, Write Enabled

PIC12C509

To code protect:

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x40:0x3FF]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled		
ID Locations (0x400 : 0x403)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		

PIC12C5XX

PIC12C509A

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x40:0x3FE]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled
0x3FF Oscillator Calibration Value	Read Enabled, Write Enabled	Read Enabled, Write Enabled
ID Locations (0x400 : 0x403)	Read Enabled, Write Enabled	Read Enabled, Write Enabled

PIC12CE518

To code protect:

• (CP enable pattern: XXXXXXXXXXXXXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled
[0x40:0x1FE]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled
0x1FF Oscillator Calibration Value	Read Enabled, Write Enabled	Read Enabled, Write Enabled
ID Locations (0x200 : 0x203)	Read Enabled, Write Enabled	Read Enabled, Write Enabled

PIC12CE519

To code protect:

• (CP enable pattern: XXXXXXXXXXXXX)

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (0xFFF)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x00:0x3F]	Read Enabled, Write Enabled	Read Enabled, Write Enabled		
[0x40:0x3FF]	Read Disabled (all 0's), Write Disabled	Read Enabled, Write Enabled		
ID Locations (0x400 : 0x403)	Read Enabled, Write Enabled	Read Enabled, Write Enabled		

4.2 Checksum

4.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC12C5XX memory locations and adding up the opcodes up to the maximum user addressable location (not including the last location which is reserved for the oscillator calibration value), e.g., 0x1FE for the PIC12C508/CE518. Any carry bits exceeding 16 bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC12C5XX family is shown in Table 4-2.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

The oscillator calibration value location is not used in the above checksums.

TABLE 4-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x723 at 0 and Max Address
PIC12C508	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12C508A	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12C509	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
PIC12C509A	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
PIC12CE518	OFF	SUM[0x000:0x1FE] + CFGW & 0x01F	EE20	DC68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EDF7	D363
PIC12CE519	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
rfPIC12C509AG	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163
rfPIC12C509AF	OFF	SUM[0x000:0x3FE] + CFGW & 0x01F	EC20	DA68
	ON	SUM[0x000:0x03F] + CFGW & 0x01F + SUM(IDS)	EBF7	D163

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM ID = 0x2746.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions

Operating Temperature: +10°C ≤ TA ≤ +40°C, unless otherwise stated, (20°C recommended)

Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming			20	mA	
PD3	VDDV	Supply voltage during verify	VDDMIN		VDDMAX	V	(Note 1)
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75		13.25	V	(Note 2)
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0		13.5		
PD6	IPP	Programming supply current (from VPP)			50	mA	
PD9	VIH1	(GP1, GP0) input high level	0.8 VDD			V	Schmitt Trigger input
PD8	VIL1	(GP1, GP0) input low level	0.2 VDD			V	Schmitt Trigger input

	Serial Program Verify							
P1	TR	MCLR/VPP rise time (VSS to VHH)			8.0	μS		
P2	Tf	MCLR fall time			8.0	μS		
P3	Tset1	Data in setup time before clock \downarrow	100			ns		
P4	Thld1	Data in hold time after clock ↓	100			ns		
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0			μs		
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0			μS		
P7	Tdly3	Clock ↑ to date out valid (during read data)	200			ns		
P8	Thld0	Hold time after MCLR ↑	2			μS		

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

^{2:} VIHH must be greater than VDD + 4.5V to stay in Programming/Verify mode.

FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



PIC12C5XX

NOTES:

In-Circuit Serial Programming™ for PIC12C67X and PIC12CE67X OTP MCUs

This document includes the programming specifications for the following devices:

- PIC12C671
- PIC12C672
- PIC12CE673
- PIC12CE674

1.0 PROGRAMMING THE PIC12C67X AND PIC12CE67X

The PIC12C67X and PIC12CE67X can be programmed using a serial method. In Serial mode, the PIC12C67X and PIC12CE67X can be programmed while in the users system. This allows for increased design flexibility.


1.1 Hardware Requirements

The PIC12C67X and PIC12CE67X require two programmable power supplies, one for VDD (2.0V to 6.0V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The Programming mode for the PIC12C67X and PIC12CE67X allows programming of user program memory, special locations used for ID, and the configuration word for the PIC12C67X and PIC12CE67X.

Pin Diagrams:



PIC12C67X AND PIC12CE67X

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC12C67X family.

TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC12C67X

Device	Program Memory Size
PIC12C671/ PIC12CE673	0x000 - 0x3FF (1K)
PIC12C672/ PIC12CE674	0x000 - 0x7FF (2K)

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).


In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000 or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter Program/Verify mode, as described in Section 2.2.

The last location of the program memory space holds the factory programmed oscillator calibration value. This location should not be programmed, except when blank (a non-blank value should not cause the device to fail a blank check). If blank, the programmer should program it to a RETLW XX statement where "XX" is the calibration value.

In the configuration memory space, 0x2000-0x20FF are utilized. When in configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as the PC exceeds 0x2XFF (see Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003].

- Note 1: All other locations in PICmicro® MCU configuration memory are reserved and should not be programmed.
 - 2: Due to the secure nature of the on-board EEPROM memory in the PIC12CE673/674, it can be accessed only by the user program.



PIC12C67X AND PIC12CE67X

2.2 Program/Verify Mode

The Program/Verify mode is entered by holding pins GP1 and GP0 low, while raising MCLR pin from VIL to VIHH (high voltage). VDD is then raised from VIL to VIH. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. GP1 is a Schmitt Trigger input in this mode

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the $\overline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the RESET state (High impedance inputs).

- Note 1: The MCLR pin must be raised from VIL to VIHH before VDD is applied. This is to ensure that the device does not have the PC incremented while in valid operation range.
 - **2:** Do not power GP2, GP4 or GP5 before VDD is applied.

2.2.1 PROGRAM/VERIFY OPERATION

The GP1 pin is used as a clock input pin, and the GP0 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (GP1) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSb) of the command being input first. The data on pin GP0 is required to have a minimum setup and hold time (see AC/DC specs), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1µs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first. Therefore, during a read operation, the LSb will be transmitted onto pin GP0 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1µs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least $1\mu s$ is required between a command and a data word (or another command).

The commands that are available are listed in Table 2-2.

2.2.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits, a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR low (VIL).

TABLE 2-2: COMMAND MAPPING

Command	Mapping (MSb LSb)						Data
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	





FIGURE 2-3: PROGRAM FLOW CHART - PIC12C67X AND PIC12CE67X CONFIGURATION WORD & ID LOCATIONS



PIC12C67X and PIC12CE67X

2.2.1.2 Load Data

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The GP0 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (himpedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 Begin Programming

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of $100\mu s$ programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 End Programming

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 Programming Algorithm Requires Variable VDD

The PIC12C67X and PIC12CE67X uses an intelligent algorithm. The algorithm calls for program verification at VDDMIN as well as VDDMAX. Verification at VDDMIN guarantees good "erase margin". Verification at VDDMAX guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = Vcc range required during programming.

VDDMIN = minimum operating VDD spec for the part.

VDDMAX = maximum operating VDD spec for the part.

Programmers must verify the PIC12C67X and PIC12CE67X at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC12C67X and PIC12CE67X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer, but not a "production" quality programmer.

PIC12C67X AND PIC12CE67X

3.0 **CONFIGURATION WORD**

The PIC12C67X and PIC12CE67X family members have several configuration bits. These bits can be programmed (reads '0'), or left unprogrammed (reads '1'), to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGU	RE	3-1:		CC	ONFI	GURAT	ION	WOF	RD						
Bit N	umb	er:													
13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CP1	CP0	CP1	CP0	CP1	CP0	MCLRE	CP1	CP0	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	Register: Address	CONFIG 2007h
	1 = GP3/MCLR pin function is MCLR 0 = GP3/MCLR pin function is digital I/O, MCLR internally tied to VDD														
bit 3	,	PWRTE: Power-up Timer Enable bit ⁽¹⁾ 1 = PWRT disabled 0 = PWRT enabled WDTE: Watchdog Timer Enable bit 1 = WDT enabled													
bit 2-	0	0 = W FOSC 111 = 110 = 101 =	DT dis 2:FO EXTF EXTF INTR INTR invali HS o XT os	sabled SC0: RC os RC os RC Nc Nc Nc Nc Nc Nc Nc Nc Nc Nc Nc Nc Nc	d Oscillato cillator cillator cillator ection cor	r/GP4 fun /CLKOUT	T func ction funct	tion or on GP ion on	n GP4/OSC 4/OSC2/CI GP4/OSC: I/OSC2/CL	_KOUT p 2/CLKOL	in JT pin				
No		2 : 07	FFh is	s alwa	ıys un	code prote	ected	on the		'2 and 03	FFh is alv	vays uncc		cheme listed.	

4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP0 and CP1 bits of the configuration word.

For PIC12C67X and PIC12CE67X devices, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID and configuration word locations, and calibration word location read normally and can be programmed.

4.1 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CONFIGURATION WORD

PIC12C671, PIC12CE673

To code protect:

Protect all memory 00 0000 X00X XXXX
 Protect 0200h-07FFh 01 0101 X01X XXXX
 No code protection 11 1111 X11X XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
Unprotected Memory Segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
Protected Memory Segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled		
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
INTRC Calibration Word (0X3FF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		

PIC12C672, PIC12CE674

To code protect:

Protect all memory
 Protect 0200h-07FFh
 Protect 0400h-07FFh
 No code protection
 00 0000 X00X XXXX
 01 0101 X01X XXXX
 10 1010 X10X XXXX
 11 1111 X11X XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Unprotected Memory Segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected Memory Segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
INTRC Calibration Word (0X7FF)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

© 2003 Microchip Technology Inc.

PIC12C67X AND PIC12CE67X

4.2 Checksum

4.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC12C67X and PIC12CE67X memory locations and adding the opcodes up to the maximum user addressable location, excluding the oscillator calibration location in the last address, e.g., 0x3FE for the PIC12C671/CE673. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC12C67X and PIC12CE67X devices is shown in Table 4-2.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked

Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	Ox25E6 at 0 and max address
PIC12C671 PIC12CE673	OFF 1/2 ALL	SUM[0x000:0x3FE] + CFGW & 0x3FFF SUM[0x000:0x1FF] + CFGW & 0x3FFF + SUM_ID CFGW & 0x3FFF + SUM_ID	FC00 0FBF FC9F	C7CE C174 C86D
PIC12C672 PIC12CE674	OFF 1/2 3/4 ALL	SUM[0x000:0x7FE] + CFGW & 0x3FFF SUM[0x000:0x3FF] + CFGW & 0x3FFF + SUM_ID SUM[0x000:0x1FF] + CFGW & 0x3FFF + SUM_ID CFGW & 0x3FFF + SUM_ID	F800 1EDF 0BBF F89F	C3CE D094 BD74 C46D

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example.

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: +10°C ≤ TA ≤ +40°C, unless otherwise stated, (25°C is recommended)

Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated.

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
		General	l	l .			
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming			20	mA	
PD3	VDDV	Supply voltage during verify	VDDMIN		VDDMAX	V	(Note 1)
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75		13.25	V	(Note 2)
PD5	Vihh2	Voltage on MCLR/VPP during verify	VDD + 4.0		13.5		
PD6	IPP	Programming supply current (from VPP)			50	mA	
PD9	VIH1	(GP0, GP1) input high level	0.8 VDD			V	Schmitt Trigger input
PD8	VIL1	(GP0, GP1) input low level	0.2 VDD			V	Schmitt Trigger input

	Serial Program Verify								
P1	TR	MCLR/VPP rise time (VSS to VIHH) for Test mode entry			8.0	μS			
P2	Tf	MCLR Fall time			8.0	μS			
P3	Tset1	Data in setup time before clock ↓	100			ns			
P4	Thld1	Data in hold time after clock ↓	100			ns			
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0			μs			
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0			μS			
P7	Tdly3	Clock ↑ to data out valid (during read data)	200			ns			
P8	Thld0	Hold time after VDD↑	2			μS			
P9	TPPDP	Hold time after VPP↑	5			μS			

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

^{2:} VIHH must be greater than VDD + 4.5V to stay in Programming/Verify mode.

PIC12C67X AND PIC12CE67X

FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





PIC14000

In-Circuit Serial Programming for PIC14000 OTP MCUs

This document includes the programming specifications for the following devices:

• PIC14000

1.0 PROGRAMMING THE PIC14000

The PIC14000 can be programmed using a serial method. In serial mode the PIC14000 can be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC14000 devices in all packages.


1.1 Hardware Requirements

The PIC14000 requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V).

1.2 Programming Mode

The programming mode for the PIC14000 allows programming of user program memory, configuration word, and calibration memory.

PIN DIAGRAM



2.0 PROGRAM MODE ENTRY

2.1 <u>User Program Memory Map</u>

The program and calibration memory space extends from 0x000 to 0xFFF (4096 words). Table 2-1 shows actual implementation of program memory in the PIC14000.

TABLE 2-1: IMPLEMENTATION OF PROGRAM AND CALIBRATION MEMORY IN

THE PIC14000P

Area	Memory Space	Access to Memory
Program	0x000-0xFBF	PC<12:0>
Calibration	0xFC0 -0xFFF	PC<12:0>

When the PC reaches address 0xFFF, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).


In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

In the configuration memory space, 0x2000-0x20FF are utilized. When in configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as PC exceeds 0x2XFF (Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. All other locations are reserved and should not be programmed.

The ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 4.1.



2.2 **Program/Verify Mode**

The program/verify mode is entered by holding pins RC6 and RC7 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RC6 and RC7 are both Schmitt Trigger inputs in this mode.

The sequence that enters the device into the programming/verify $\underline{\text{mode}}$ places all other logic into the reset state (the $\underline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

Note: The MCLR pin should be raised as quickly as possible from VIL to VIHH. This is to ensure that the device does not have the PC incremented while in valid operation range.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RC6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RC7 is required to have a minimum setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to

have a minimum delay of $1\mu s$ between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin RC7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum $1\mu s$ delay is also specified between consecutive commands.

All commands are transmitted LSB first. Data words are also transmitted LSB first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least $1\mu s$ is required between a command and a data word (or another command).

The commands that are available are listed in Table .


2.2.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

TABLE 2-1: COMMAND MAPPING

Command	Mapping (MSB LSB)						Data
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The CPU clock must be disabled during in-circuit programming (to avoid incrementing the PC).



PROGRAM FLOW CHART - PIC14000 PROGRAM MEMORY AND CALIBRATION FIGURE 2-2:




FIGURE 2-3: PROGRAM FLOW CHART - PIC14000 CONFIGURATION WORD & ID LOCATIONS

2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RC7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of $100\mu s$ programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> Variable VDD

The PIC14000 uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = Vcc range required during programming.

VDDmin = minimum operating VDD spec for the part.

VDDmax = maximum operating VDD spec for the part.

Programmers must verify the PIC14000 at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC14000 with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC14000 has several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 provides an overview of configuration bits.

Note 1: See Section 4.1.2 for cautions.

FIGURE 3-1: CONFIGURATION WORD BIT MAP

6 5 4 3 2 1 0 8 7 13 12 11 10 9 Number: PIC14000 CPC CPP1 CPP0 CPP0 CPP1 CPC CPC F CPP1 CPP0 PWRTE WDTE F FOSC CPP<1:0> 11: All Unprotected 10: N/A 01: N/A 00: All Protected bit 1,6: F Internal trim, factory programmed. DO NOT CHANGE! Program as '1'. Note 1. bit 3: PWRTE, Power Up Timer Enable Bit 0 = Power up timer enabled 1 = Power up timer disabled (unprogrammed) bit 2: WDTE, WDT Enable Bit 0 = WDT disabled 1 = WDT enabled (unprogrammed) bit 0: FOSC<1:0>, Oscillator Selection Bit 0: HS oscillator (crystal/resonator) 1: Internal RC oscillator (unprogrammed)

4.0 CODE PROTECTION

The memory space in the PIC14000 is divided into two areas: program space (0-0xFBF) and calibration space (0xFC0-0xFFF).

For program space or user space, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID locations and configuration word, read normally. These locations can be programmed.

4.1 <u>Calibration Space</u>

The calibration space can contain factory-generated and programmed values. For non-JW devices, the CPC bits in the configuration word are set to '0' at the factory, and the calibration data values are write-protected; they may still be read out, but not programmed. JW devices contain the factory values, but DO NOT have the CPC bits set.

Microchip does not recommend setting code protect bits in windowed devices to '0'. Once code-protected, the device cannot be reprogrammed.

4.1.1 CALIBRATION SPACE CHECKSUM

The data in the calibration space has its own checksum. When properly programmed, the calibration memory will always checksum to 0x0000. When this checksum is 0x0000, and the checksum of memory [0x0000:0xFBF] is 0x2FBF, the part is effectively blank, and the programmer should indicate such.

If the CPC bits are set to '1', but the checksum of the calibration memory is 0x0000, the programmer should NOT program locations in the calibration memory space, even if requested to do so by the operator. This would be the case for a new JW device.

If the CPC bits are set to '1', and the checksum of the calibration memory is NOT 0x0000, the programmer is allowed to program the calibration space as directed by the operator.

The calibration space contains specially coded data values used for device parameter calibration. The programmer may wish to read these values and display them for the operator's convenience. For further information on these values and their coding, refer to AN621 (DS00621B).

4.1.2 REPROGRAMMING CALIBRATION SPACE

The operator should be allowed to read and store the data in the calibration space, for future reprogramming of the device. This procedure is necessary for reprogramming a windowed device, since the calibration data will be erased along with the rest of the memory. When saving this data, Configuration Word <1,6> must also be saved, and restored when the calibration data is reloaded.

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CODE PROTECT OPTIONS

 Protect calibration memory 0XXXX00XXXXXXX

- Protect program memory X0000XXX00XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Unprotected memory segment	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
Protected calibration memory	Read Unscrambled, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

Legend: X = Don't care

4.3 Checksum

4.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC14000 memory locations and adding up the opcodes up to the maximum user addressable location, 0xFBF. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for the PIC14000 device is shown in Table 4-2:

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-2: CHECKSUM COMPUTATION

Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
OFF	SUM[0000:0FBF] + CFGW & 0x3FBD	0x2FFD	0xFBCB
OFF OTP	SUM[0000:0FBF] + CFGW & 0x3FBD	0x0E7D	0xDA4B
ON	CFGW & 0x3FBD + SUM(IDs)	0x300A	0xFBD8

Legend: CFGW = Configuration Word

SUM[A:B] = [Sum of locations a through b inclusive]

SUM(ID) = ID locations masked by 0x7F then made into a 28-bit value with ID0 as the most significant byte

*Checksum = [Sum of all the individual expressions] MODULO [0xFFFF]

+ = Addition

& = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS AC/DC TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions

Operating Temperature: +10×C £ TA £ +40×C, unless otherwise stated, (25×C recommended)

Operating Voltage: 4.5V £ VDD £ 5.5V, unless otherwise stated.

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
General			•				
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming	_	-	20	mA	
PD3	VDDV	Supply voltage during verify	VDDmin		VDDmax	V	Note 1
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75	-	13.25	V	Note 2
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.0		13.5		
PD6	IPP	Programming supply current (from VPP)	_	_	50	mA	
PD9	VIH1	(RC6, RC7) input high level	0.8 VDD	_	-	V	Schmitt Trigger input
PD8	VIL1	(RC6, RC7) input low level	0.2 VDD	_	-	V	Schmitt Trigger input

Serial Prog	Serial Program Verify						
P1	TR	MCLR/VPP rise time (Vss to VHH) for test mode entry	_	_	8.0	ms	
P2	Tf	MCLR Fall time	-	_	8.0	ms	
P3	Tset1	Data in setup time before clock Ø	100	_	_	ns	
P4	Thld1	Data in hold time after clock Ø	100	_	_	ns	
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	-	_	ms	
P6	Tdly2	Delay between clock Ø to clock of next command or data	1.0	_	_	ms	
P7	Tdly3	Clock ¦ to date out valid (during read data)	200	_	-	ns	
P8	Thld0	Hold time after MCLR	2	_	-	ms	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

Note 2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.

FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





PIC16C55X

In-Circuit Serial Programming for PIC16C55X OTP MCUs

This document includes the programming specifications for the following devices:

- PIC16C554
- PIC16C556
- PIC16C558

1.0 PROGRAMMING THE PIC16C55X

The PIC16C55X can be programmed using a serial method. In serial mode the PIC16C55X can be programmed while in the users system. This allows for increased design flexibility.


1.1 Hardware Requirements

The PIC16C55X requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 **Programming Mode**

The programming mode for the PIC16C55X allows programming of user program memory, special locations used for ID, and the configuration word for the PIC16C55X.

PIN Diagrams



2.0 PROGRAM MODE ENTRY

2.1 <u>User Program Memory Map</u>

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC16C55X family.

TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC16C55X

Device	Program Memory Size	Access to Program Memory
PIC16C554	0x000 - 0x1FF (0.5K)	PC<8:0>
PIC16C556	0x000 - 0x3FF (1K)	PC<9:0>
PIC16C558	0x000 - 0x7FF (2K)	PC<10:0>

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In programming mode the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000 or 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode, as described in Section 2.2.

In the configuration memory space, 0x2000-0x20FF are utilized. When in a configuration memory, as in the user memory, the 0x2000-0x2XFF segment is repeatedly accessed as the PC exceeds 0x2XFF (see Figure 2-1).

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in a scrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

Note: All other locations are reserved and should not be programmed.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 4.1.




FIGURE 2-1: PROGRAM MEMORY MAPPING

2.2 **Program/Verify Mode**

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program and configuration memory. RB6 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the programming/verify $\underline{\text{mode}}$ places all other logic into the reset state (the $\underline{\text{MCLR}}$ pin was initially at VIL). This means that all I/O are in the reset state (High impedance inputs).

Note:	The MCLR pin should be raised as quickly
	as possible from VIL to VIHH. this is to
	ensure that the device does not have the
	PC incremented while in valid operation
	range.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSB) of the command being input first. The data on pin RB7 is required to have a minimum

setup and hold time (see AC/DC specs) with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1ms between the command and the data. After this delay the clock pin is cycled 16 times with the first cycle being a start bit and the last cycle being a stop bit. Data is also input and output LSB first. Therefore, during a read operation the LSB will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSB will be latched on the falling edge of the second cycle. A minimum 1ms delay is also specified between consecutive commands.

The commands that are available are listed in Table 2-1.

2.2.1.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

TABLE 2-1: COMMAND MAPPING

Command		Mapping (MSB LSB)				Data	
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The CPU clock must be disabled during in-circuit programming.





FIGURE 2-2: PROGRAM FLOW CHART - PIC16C55X PROGRAM MEMORY



2.2.1.2 LOAD DATA

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

2.2.1.3 READ DATA

After receiving this command, the chip will transmit data bits out of the memory currently accessed starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.2.1.4 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.2.1.5 BEGIN PROGRAMMING

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100ms programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 END PROGRAMMING

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 <u>Programming Algorithm Requires</u> Variable VDD

The PIC16C55X uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V).

VDDP = Vcc range required during programming.

VDD min. = minimum operating VDD spec for the part.

VDD max.= maximum operating VDD spec for the part.

Programmers must verify the PIC16C55X at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC16C55X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16C55X family members have several configuration bits. These bits can be programmed (reads '0') or left unprogrammed (reads '1') to select various device configurations. Figure 3-1 provides an overview of configuration bits.

FIGURE 3-1: CONFIGURATION WORD BIT MAP

3 2 0 13 12 10 9 8 7 6 5 4 1 11 Number: PIC16C554/556/558 CP1 CP0 CP1 CP0 CP1 CP0 0 CP1 CP0 PWRTE WDTE FOSC1 FOSC0

bit 7: Reserved for future use

bit 6: Set to 0

bit 5-4: CP1:CP0, Code Protect

bit 8-13

Device	CP1	CP0	Code Protection
PIC16C554	0	0	All memory protected
	0	1	Do not use
	1	0	Do not use
	1	1	Code protection off
PIC16C556	0	0	All memory protected
	0	1	Upper 1/2 memory protected
	1	0	Do not use
	1	1	Code protection off
PIC16C558	0	0	All memory protected
	0	1	Upper 3/4 memory protected
	1	0	Upper 1/2 memory protected
	1	1	Code protection off

bit 3: PWRTE, Power Up Timer Enable Bit

PIC16C554/556/558:

0 = Power up timer enabled

1 = Power up timer disabled

bit 2: WDTE, WDT Enable Bit

1 = WDT enabled

0 = WDT disabled

bit 1-0:FOSC<1:0>, Oscillator Selection Bit

11: RC oscillator 10: HS oscillator

01: XT oscillator

00: LP oscillator

4.0 CODE PROTECTION

The program code written into the EPROM can be protected by writing to the CP0 & CP1 bits of the configuration word.

4.1 <u>Programming Locations 0x0000 to 0x03F after Code Protection</u>

For PIC16C55X devices, once code protection is enabled, all protected segments read '0's (or "garbage values") and are prevented from further programming. All unprotected segments, including ID locations and configuration word, read normally. These locations can be programmed.

4.2 Embedding Configuration Word and ID Information in the Hex File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

TABLE 4-1: CONFIGURATION WORD

PIC16C554

To code protect:

Protect all memory 0000001000XXXXNo code protection 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode	
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled	
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled	
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled	

PIC16C556

To code protect:

Protect all memory 0000001000XXXX
Protect upper 1/2 memory 0101011001XXXX
No code protection 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

PIC16C558

To code protect:

Protect all memory 0000001000XXXX
Protect upper 3/4 memory 0101011001XXXX
Protect upper 1/2 memory 1010101010XXXX
No code protection 1111111011XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (0x2007)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled
Protected memory segment	Read All 0's, Write Disabled	Read Unscrambled, Write Enabled
ID Locations (0x2000 : 0x2003)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled

4.3 Checksum

4.3.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C55X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16C74. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C55X devices is shown in Table .

The checksum is calculated by summing the following:

- The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the check-sum

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16C554	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F3F	3D3F	090D
	ALL	SUM_ID + CFGW & 0x3F3F	3D4E	091C
PIC16C556	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F3F	3B3F	070D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID	4E5E	0013
	ALL	CFGW & 0x3F3F + SUM_ID	3B4E	071C
PIC16C558	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F3F	373F	030D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	5D6E	0F23
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F3F + SUM_ID	4A5E	FC13
	ALL	CFGW & 0x3F3F + SUM_ID	374E	031C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM ID = 0x2746.

^{*}Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 5-1: AC/DC CHARACTERISTICS
TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: +10×C £ Ta £ +40×C, unless otherwise stated, (25×C is recommended)

Operating Voltage: 4.5V £ VDD £ 5.5V, unless otherwise stated.

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
		General				•	
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming	-	-	20	mA	
PD3	VDDV	Supply voltage during verify	VDDmin	-	VDDmax	V	Note 1
PD4	VIHH1	Voltage on MCLR/VPP during programming	12.75	-	13.25	V	Note 2
PD5	Vінн2	Voltage on MCLR/VPP during verify	VDD + 4.0	-	13.5	-	
PD6	IPP	Programming supply current (from VPP)	-	-	50	mA	
PD9	VIH1	(RB6, RB7) input high level	0.8 VDD	-	-	V	Schmitt Trigger input
PD8	VIL1	(RB6, RB7) input low level	0.2 VDD	-	-	V	Schmitt Trigger input

	Se	rial Program Verify					
P1	TR	MCLR/VPP rise time (Vss to VHH) for test mode entry	-	-	8.0	ms	
P2	Tf	MCLR Fall time	-	-	8.0	ms	
P3	Tset1	Data in setup time before clock Ø	100	-	-	ns	
P4	Thld1	Data in hold time after clock Ø	100	-	-	ns	
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	-	-	ms	
P6	Tdly2	Delay between clock Ø to clock ¦ of next command or data	1.0	1	-	ms	
P7	Tdly3	Clock ¦ to date out valid (during read data)	200	-	-	ns	
P8	Thld0	Hold time after MCLR ¦	2	-	-	ms	
-	Tpw	Programming Pulse Width	10	100	1000	ms	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.5V to stay in programming/verify mode.

FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





Programming Specifications for PIC16C6XX/7XX/9XX OTP MCUs

This document includes the programming specifications for the following devices:

• PIC16C61	 PIC16C72A 	• PIC16CE623
 PIC16C62 	 PIC16C73 	• PIC16CE624
 PIC16C62A 	 PIC16C73A 	• PIC16CE625
 PIC16C62B 	 PIC16C73B 	 PIC16C710
• PIC16C63	 PIC16C74 	 PIC16C711
 PIC16C63A 	 PIC16C74A 	 PIC16C712
 PIC16C64 	 PIC16C74B 	 PIC16C716
 PIC16C64A 	 PIC16C76 	 PIC16C745
 PIC16C65 	 PIC16C77 	 PIC16C765
 PIC16C65A 	 PIC16C620 	 PIC16C773
 PIC16C65B 	 PIC16C620A 	 PIC16C774
 PIC16C66 	 PIC16C621 	 PIC16C923
 PIC16C67 	 PIC16C621A 	 PIC16C924
• PIC16C71	 PIC16C622 	 PIC16C925
• PIC16C72	 PIC16C622A 	 PIC16C926

1.0 PROGRAMMING THE PIC16C6XX/7XX/9XX

The PIC16C6XX/7XX/9XX family can be programmed using a serial method. In Serial mode, the PIC16C6XX/7XX/9XX can be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16C6XX/7XX/9XX devices in all packages.


1.1 Hardware Requirements


The PIC16C6XX/7XX/9XX requires two programmable power supplies, one for VDD (2.0V to 6.5V recommended) and one for VPP (12V to 14V). Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode


The Programming mode for the PIC16C6XX/7XX/9XX allows programming of user program memory, special locations used for ID, and the configuration word for the PIC16C6XX/7XX/9XX.

Pin Diagrams






Pin Diagrams (Con't)



Pin Diagrams (Con't)



2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). Table 2-1 shows actual implementation of program memory in the PIC16C6XX/7XX/9XX family.

TABLE 2-1: IMPLEMENTATION OF PROGRAM MEMORY IN THE PIC16C6XX/7XX/9XX

Device	Program Memory Size
PIC16C61	0x000 – 0x3FF (1K)
PIC16C620/620A	0x000 – 0x1FF (0.5K)
PIC16C621/621A	0x000 – 0x3FF (1K)
PIC16C622/622A	0x000 – 0x7FF (2K)
PIC16C62/62A/62B	0x000 – 0x7FF (2K)
PIC16C63/63A	0x000 - 0xFFF (4K)
PIC16C64/64A	0x000 – 0x7FF (2K)
PIC16C65/65A/65B	0x000 – 0xFFF (4K)
PIC16CE623	0x000 – 0x1FF (0.5K)
PIC16CE624	0x000 – 0x3FF (1K)
PIC16CE625	0x000 – 0x7FF (2K)
PIC16C71	0x000 – 0x3FF (1K)
PIC16C710	0x000 – 0x1FF (0.5K)
PIC16C711	0x000 – 0x3FF (1K)
PIC16C712	0x000 – 0x3FF (1K)
PIC16C716	0x000 – 0x7FF (2K)
PIC16C72/72A	0x000 – 0x7FF (2K)
PIC16C73/73A/73B	0x000 – 0xFFF (4K)
PIC16C74/74A/74B	0x000 – 0xFFF (4K)
PIC16C66	0x000 – 0x1FFF (8K)
PIC16C67	0x000 – 0x1FFF (8K)
PIC16C76	0x000 – 0x1FFF (8K)
PIC16C77	0x000 – 0x1FFF (8K)
PIC16C745	0x000 – 0x1FFF (8K)
PIC16C765	0x000 – 0x1FFF (8K)
PIC16C773	0x000 – 0xFFF (4K)
PIC16C774	0x000 – 0xFFF (4K)
PIC16C923/924/925	0x000 – 0xFFF (4K)
PIC16C926	0x000 – 0x1FFF (8K)

When the PC reaches the last location of the implemented program memory, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).


Once in configuration memory, the highest bit of the PC stays a '1', thus, always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode, as described in Section 2.2.

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four Least Significant bits of each ID location. In some devices, the ID locations read-out in a scrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1bbb bbbb", where 'bbbb' is ID information.

Note: All other locations are reserved and should not be programmed.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 4-1.

To understand the scrambling mechanism after code protection, refer to Section 3.1.



2.2 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising MCLR pin from Vss to the appropriate VIHH (high voltage). Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 is a Schmitt Trigger input in this mode.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the MCLR pin was initially at Vss). This means that all I/O are in the RESET state (high impedance inputs).

- Note 1: The MCLR pin should be raised as quickly as possible from VIL to VIHH. This is to ensure that the device does not have the PC incremented while in valid operation range.
 - **2:** Do not power any pin before VDD is applied.

2.2.1 PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the Least Significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specs), with respect to the falling edge of the clock.

Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μs between the command and the data. After this delay, the clock pin is cycled 16 times, with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first. Therefore, during a read operation, the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μs is required between a command and a data word (or another command).

The commands that are available are listed in Table 2-2.

2.2.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits, a "data word" as described above, to be programmed into the configuration memory. A description of the memory mapping schemes for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify test mode by taking MCLR low (VIL).

TABLE 2-2: COMMAND MAPPING

Command		Марі	oing (N	//Sb	Data		
Load Configuration	0	0	0	0	0	0	0, data(14), 0
Load Data	0	0	0	0	1	0	0, data(14), 0
Read Data	0	0	0	1	0	0	0, data(14), 0
Increment Address	0	0	0	1	1	0	
Begin programming	0	0	1	0	0	0	
End Programming	0	0	1	1	1	0	

Note: The clock must be disabled during In-Circuit Serial Programming™.





FIGURE 2-3: PROGRAM FLOW CHART - PIC16C6XX/7XX/9XX CONFIGURATION WORD AND ID LOCATIONS



2.2.1.2 Load Data

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 4-1.

2.2.1.3 Read Data

After receiving this command, the chip will transmit data bits out of the memory currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 4-2.

2.2.1.4 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 4-3.

2.2.1.5 Begin Programming

A load command (load configuration or load data) must be given before every begin programming command. Programming of the appropriate memory (test program memory or user program memory) will begin after this command is received and decoded. Programming should be performed with a series of 100µs programming pulses. A programming pulse is defined as the time between the begin programming command and the end programming command.

2.2.1.6 End Programming

After receiving this command, the chip stops programming the memory (configuration program memory or user program memory) that it was programming at the time.

2.3 Programming Algorithm Requires Variable VDD

The PIC16C6XX/7XX/9XX family uses an intelligent algorithm. The algorithm calls for program verification at VDDMIN as well as VDDMAX. Verification at VDDMIN guarantees a good "erase margin". Verification at VDDMAX guarantees a good "program margin".

The actual programming must be done with VDD in the VDDP range (4.75 - 5.25V):

VDDP = Vcc range required during programming.

VDDMIN = minimum operating VDD spec for the part.

VDDMAX = maximum operating VDD spec for the part

Programmers must verify the PIC16C6XX/7XX/9XX at its specified VDDMAX and VDDMIN levels. Since Microchip may introduce future versions of the PIC16C6XX/7XX/9XX with a broader VDD range, it is best that these levels are user selectable (defaults are OK).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer, but not a "production" quality programmer.

3.0 CONFIGURATION WORD

The PIC16C6XX/7XX/9XX family members have several configuration bits. For all devices, these are part of the Configuration Word, located at address 2007h. These bits can be programmed (reads '0'), or left unprogrammed (reads '1'), to select various device configurations.

Because the PIC16C6XX/7XX/9XX family spans so many devices, there are a number of different bit configurations possible for the Configuration Word. Registers 3-1 through 3-7 provide details for each of the seven distinct groups. Table 3-1 provides a cross-index of a particular device name to its appropriate Configuration Word listing.

Note: Throughout the PIC16C6XX/7XX/9XX family, two different implementations of the Power-up Timer Enable bit are used. PWRTEN (timer enabled when bit is set to '1') is used on some earlier PIC16C6X and PIC16C7X devices. PWRTEN (timer enabled when bit is set to '0') is used for all other devices. Please carefully note the distinction between these two versions.

TABLE 3-1: PIC16C6XX/7XX/9XX DEVICES AND THEIR CONFIGURATION WORD REGISTERS

Device	Register	Page	Device	Register	Page	Device	Register	Page
PIC16C61	3-1	61	PIC16C72A	3-3	62	PIC16CE623	3-3	62
PIC16C62	3-2	61	PIC16C73	3-2	61	PIC16CE624	3-3	62
PIC16C62A	3-3	62	PIC16C73A	3-3	62	PIC16CE625	3-3	62
PIC16C62B	3-3	62	PIC16C73B	3-3	62	PIC16C710	3-4	63
PIC16C63	3-3	62	PIC16C74	3-2	61	PIC16C711	3-4	63
PIC16C63A	3-3	62	PIC16C74A	3-3	62	PIC16C712	3-3	62
PIC16C64	3-2	61	PIC16C74B	3-3	62	PIC16C716	3-3	62
PIC16C64A	3-3	62	PIC16C76	3-3	62	PIC16C745	3-6	65
PIC16C65	3-2	61	PIC16C77	3-3	62	PIC16C765	3-6	65
PIC16C65A	3-3	62	PIC16C620	3-3	62	PIC16C773	3-5	64
PIC16C65B	3-3	62	PIC16C620A	3-3	62	PIC16C774	3-5	64
PIC16C66	3-3	62	PIC16C621	3-3	62	PIC16C923	3-6	65
PIC16C67	3-3	62	PIC16C621A	3-3	62	PIC16C924	3-6	65
PIC16C71	3-1	61	PIC16C622	3-3	62	PIC16C925	3-7	66
PIC16C72	3-3	62	PIC16C622A	3-3	62	PIC16C926	3-7	66

REGISTER 3-1: CONFIGURATION WORD FOR PIC16C61/71 (ADDRESS 2007h)

_	_	_		1	_	_	_	_	CP0	PWTREN	WDTEN	F0SC1	F0SC0
bit13													bit0
bit 13-5		Unimp	lemente	ed: Rea	d as '1'								
bit 4		1 = Co	ode Prode de prote memory	ction of	f	d							
bit 3		1 = PW	EN : Pov /RT ena /RT disa	bled	imer Er	nable bit	t						
bit 2		1 = WD	N : Watc)T enab)T disab	led	mer Ena	able bit							
bit 1-0		11 = R 10 = H	: FOSC C oscilla S oscilla T oscilla	ator ator	lator Se	lection I	oits						

REGISTER 3-2: CONFIGURATION WORD FOR PIC16C62/64/65/73/74 (ADDRESS 2007h)

00 = LP oscillator

- -	_	- -	—	_	_	CP1	CP0	PWTREN	WDTEN	F0SC1	F0SC0
bit13			•		•						bit0
bit 13-6	Unimple	mented: Rea	ad as '1'								
bit 5-4	11 = Cod 10 = Upp 01 = Upp	: Code Prote e protection er 1/2 memo er 3/4 memo nemory is pr	off ory code ory code	protecte							
bit 3	1 = PWR	l: Power-up T enabled T disabled	Timer En	able bit ⁽	(2)						
bit 2	WDTEN : 1 = WDT 0 = WDT		imer Ena	ible bit							
bit 1-0	FOSC1:F 11 = RC (10 = HS (01 = XT (00 = LP (oscillator oscillator	llator Sel	ection b	its						
	Note 1:	Enabling Br the value of is enabled.				-		Power-up Tir mer is enable	•		

REGISTER 3-3: CONFIGURATION WORD FOR: PIC16C62A/62B/62C/63/63A/64A/65A/65B/66/67

PIC16C72/72A/73A/73B/74A/74B/76/77 PIC16C620/620A/621/621A/622/622A/712/716

PIC16CE623/624/625 (ADDRESS 2007h)

CP1	CP0	CP1	CP0	CP1	CP0	BOREN	CP1	CP0	PWTREN	WDTEN	F0SC1	F0SC0	
bit13												bit0	

bit 13-8 **CP<1:0>:** Code Protection bits⁽¹⁾

bit 5-4 For all devices EXCEPT PIC16C620, PIC16C621, PIC16CE623 and PIC16CE624:

11 = Code protection off

10 = Upper 1/2 of program memory code protected 01 = Upper 3/4 of program memory code protected

00 = All memory is protected

For the PIC16C621 and PIC16CE624:

1x = Code protection off

01 = Upper 1/2 of program memory code protected

00 = All program memory is code protected

For the PIC16C620 and PIC16CE623:

1x,01 = Code protection off

00 = All program memory is code protected

bit 7 **Unimplemented:** Read as '1'

bit 6 **BOREN**: Brown-out Reset Enable bit⁽²⁾

1 = BOR enabled0 = BOR disabled

bit 3 **PWTREN**: Power-up Timer Enable bit⁽²⁾

1 = PWRT disabled0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: All of the CP<1:0> bit pairs have to be given the same value to enable the code protection

2: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWTREN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

REGISTER 3-4: CONFIGURATION WORD, PIC16C710/711 (ADDRESS 2007h)

CP0	CP0	CP0	CP0	CP0	CP0	CP0	BOREN	CP0	CP0	PWTREN	WDTEN	F0SC1	F0SC0	
bit13													bit0	

bit 13-7 **CP0:** Code Protection bits⁽¹⁾ bit 5-4 1 = Code protection off

0 = All program memory is code protected, but 00h - 3Fh is writable

bit 6 **BOREN**: Brown-out Reset Enable bit⁽²⁾

1 = BOR enabled 0 = BOR disabled

bit 3 **PWTREN**: Power-up Timer Enable bit⁽²⁾

1 = PWRT disabled 0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: All of the CP0 bits have to be given the same value to enable the code protection scheme listed

2: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWTREN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

REGISTER 3-5: CONFIGURATION WORD, PIC16C773/774 (ADDRESS 2007h)

CP1	CP0	BORV1	BORV0	CP1	CP0	_	BOREN	CP1	CP0	PWTREN	WDTEN	F0SC1	F0SC0	
bit13													bit0	
bit 13-7			: Code Pro		bits ⁽¹⁾									
bit 9-8			le protection											
bit 5-4							e protected e protected							
bit 11-10		BORV <1	o = All program memory is code protected BORV <1:0>: Brown-out Reset Voltage bits											
			VBOR set to 2.5V VBOR set to 2.7V											
			R set to 4. R set to 4.											
bit 6		BOREN:	Brown-ou	t Reset	Enable	bit ⁽²⁾								
		1 = BOR												
		0 = BOR	_											
bit 3			I: Power-u	•	r Enabl	e bit ⁽²⁾								
			T disabled T enabled											
bit 2			Watchdog	Timor	Enable	hit								
DIL Z		1 = WDT	-	, mne	LIIable	DIL								
		0 = WDT	disabled											
bit 1-0			OSC0: O	scillator	Select	ion bits	3							
		11 = RC												
		10 = HS												
		00 = LP												
		Note 1:	All of the	CP<1:0)> bits r	oairs ha	ave to be g	iven th	e same	value to en	able the co	de prote	ction	
			scheme li									•		
		0-	English Control	D	D	44	4! 11	1- 1		Time /	D\(/DT\		- £ 41	

2: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWTREN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

REGISTER 3-6: CONFIGURATION WORD FOR: PIC16C745/765/923/924 (ADDRESS 2007h)

CP1	CP0	CP1	CP0	CP1	CP0	_	_	CP1	CP0	PWTREN	WDTEN	F0SC1	F0SC0	
L:440													I- :40	

bit0

bit 13-8 **CP<1:0>:** Code Protection bits⁽¹⁾

bit 5-4 11 = Code protection off

10 = Upper 1/2 of program memory code protected01 = Upper 3/4 of program memory code protected00 = All program memory is code protected

bit 7-6 **Unimplemented:** Read as '1'

bit 3 **PWTREN**: Power-up Timer Enable bit⁽²⁾

1 = PWRT disabled

0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

For PIC16745/765:

11 = E external clock with 4K PLL

10 = H HS oscillator with 4K PL enabled

01 = EC external clock with CLKOUT on OSC2

00 = HS oscillator

For PIC16923/924:

11 = RC oscillator

10 = HS oscillator

01 = XT oscillator

00 = LP oscillator

Note 1: All of the CP<1:0> bits pairs have to be given the same value to enable the code protection scheme listed.

REGISTER 3-7: CONFIGURATION WORD FOR PIC16C925/926 (ADDRESS 2007h)

				DOILLI	01 1	01 0	1 VVIIVEIV	WDILIN	1 0001	1 0000
 	 	_	 	BORFN	CP1	CP0	PWTRFN	WDTFN	F0SC1	F0SC0

bit13 bit0

bit 13-7 Unimplemented: Read as '1'

bit 6 **BOREN:** Brown-out Reset Enable bit⁽¹⁾

1 = BOR enabled0 = BOR disabled

bit 5-4 CP<1:0>: Program Memory Code Protection bits

For PIC16C926:

11 = Code protection off

10 = Lower 1/2 of program memory code protected (0000h-0FFFh)

01 = All but last 256 bytes of program memory code protected (0000h-1EFFh)

00 = All memory is protected

For PIC16C925:

11 = Code protection off

10 = Lower 1/2 of program memory code protected (0000h-07FFh)

01 = All but last 256 bytes of program memory code protected (0000h-0EFFh)

00 = All program memory is protected

Note: For PIC16C925, address values of 1000h to 1FFFh wrap around to 0000h to 0FFFh.

bit 3 **PWTREN**: Power-up Timer Enable bit⁽¹⁾

1 = PWRT disabled0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled 0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWTREN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

3.1 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Microchip Technology Inc. feels strongly that this feature is beneficial to the end customer.

3.2 Checksum

3.2.1 CHECKSUM CALCULATIONS

Checksum is calculated by reading the contents of the PIC16C6XX/7XX/9XX memory locations and adding up the opcodes, up to the maximum user addressable location, e.g., 0x1FF for the PIC16C74. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16C6XX/7XX/9XX devices is shown in Table 3-2.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 3-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16C61	OFF	SUM[0x000:0x3FF] + CFGW & 0x001F + 0x3FE0	0x3BFF	0x07CD
	ON	SUM_XNOR7[0x000:0x3FF] + (CFGW & 0x001F 0x0060)	0xFC6F	0xFC15
PIC16C620	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C
PIC16C620A	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C
PIC16C621	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16C621A	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C

egend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM_ID = 0x2746.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

| = Bitwise OR

TABLE 3-2: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16C622	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C622A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16CE623	OFF	SUM[0x000:0x1FF] + CFGW & 0x3F7F	0x3D7F	0x094D
	ON	SUM_ID + CFGW & 0x3F7F	0x3DCE	0x099C
PIC16CE624	OFF	SUM[0x000:0x3FF] + CFGW & 0x3F7F	0x3B7F	0x074D
	1/2	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4EDE	0x0093
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16CE625	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C62	OFF	SUM[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x37BF	0x038D
	1/2	SUM[0x000:0x3FF] + SUM_XNOR7[0x400:0x7FF] + CFGW & 0x003F + 0x3F80	0x37AF	0x1D69
	3/4	SUM[0x000:0x1FF] + SUM_XNOR7[0x200:0x7FF] + CFGW & 0x003F + 0x3F80	0x379F	0x1D59
	ALL	SUM_XNOR7[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x378F	0x3735
PIC16C62A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C62B	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C63	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C63A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C64	OFF	SUM[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x37BF	0x038D
	1/2	SUM[0x000:0x3FF] + SUM_XNOR7[0x400:0x7FF] + CFGW & 0x003F + 0x3F80	0x37AF	0x1D69
	3/4	SUM[0x000:0x1FF] + SUM_XNOR7[0x200:0x7FF] + CFGW & 0x003F + 0x3F80	0x379F	0x1D59
	ALL	SUM_XNOR7[0x000:0x7FF] + CFGW & 0x003F + 0x3F80	0x378F	0x3735

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

^{*}Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

^{| =} Bitwise OR

TABLE 3-2: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16C64A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C65	OFF	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF	0xFB8D
	1/2	SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80	0x2FAF	0x1569
	3/4	SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80	0x2F9F	0x1559
	ALL	SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2F8F	0x2F35
PIC16C65A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C65B	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C66	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C67	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM_ID	0x39EE	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C710	OFF	SUM[0x000:0x1FF] + CFGW & 0x3FFF	0x3DFF	0x09CD
	ON	SUM[0x00:0x3F] + CFGW & 0x3FFF + SUM_ID	0x3E0E	0xEFC3
PIC16C71	OFF	SUM[0x000:0x3FF] + CFGW & 0x001F + 0x3FE0	0x3BFF	0x07CD
	ON	SUM_XNOR7[0x000:0x3FF] + (CFGW & 0x001F 0x0060)	0xFC6F	0xFC15
PIC16C711	OFF	SUM[0x000:0x03FF] + CFGW & 0x3FFF	0x3BFF	0x07CD
	ON	SUM[0x00:0x3FF] + CFGW & 0x3FFF + SUM_ID	0x3C0E	0xEDC3
PIC16C712	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x03FF] + CFGW & 3F7F + SUM ID	0x5DEE	0xF58A
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C716	OFF	SUM[0x000:0x07FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x03FF] + CFGW & 0x3F7F + SUM ID	0x5DEE	0x0FA3
	3/4	SUM]0x000:0x01FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C72	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

+ = Addition

& = Bitwise AND

| = Bitwise OR

^{*}Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

TABLE 3-2: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16C72A	OFF	SUM[0x000:0x7FF] + CFGW & 0x3F7F	0x377F	0x034D
	1/2	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x5DEE	0x0FA3
	3/4	SUM[0x000:0x1FF] + CFGW & 0x3F7F + SUM_ID	0x4ADE	0xFC93
	ALL	CFGW & 0x3F7F + SUM_ID	0x37CE	0x039C
PIC16C73	OFF	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF	0xFB8D
	1/2	SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80	0x2FAF	0x1569
	3/4	SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80	0x2F9F	0x1559
	ALL	SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2F8F	0x2F35
PIC16C73A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C73B	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x40DE	0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C74	OFF	SUM[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2FBF	0xFB8D
	1/2	SUM[0x000:0x7FF] + SUM_XNOR7[0x800:FFF] + CFGW & 0x003F + 0x3F80	0x2FAF	0x1569
	3/4	SUM[0x000:0x3FF] + SUM_XNOR7[0x400:FFF] + CFGW & 0x003F + 0x3F80	0x2F9F	0x1559
510100511	ALL	SUM_XNOR7[0x000:0xFFF] + CFGW & 0x003F + 0x3F80	0x2F8F	0x2F35
PIC16C74A	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID	0x51EE	0x03A3
	3/4 ALL	SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID CFGW & 0x3F7F + SUM_ID	0x40DE 0x2FCE	0xF293 0xFB9C
DIC4CC74D		_	-	
PIC16C74B	OFF 1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM ID	0x2F7F 0x51EE	0xFB4D 0x03A3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM_ID SUM[0x000:0x3FF] + CFGW & 0x3F7F + SUM_ID	0x31EE 0x40DE	0x03A3 0xF293
	ALL	CFGW & 0x3F7F + SUM_ID	0x2FCE	0xFB9C
PIC16C76	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
F1010070	1/2	SUM[0x000:0x1FFF] + CFGW & 0x3F7F SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM ID	0x1F7F 0x39EE	0xEB4D 0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM ID	0x39LL 0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C77	OFF	SUM[0x000:0x1FFF] + CFGW & 0x3F7F	0x1F7F	0xEB4D
	1/2	SUM[0x000:0xFFF] + CFGW & 0x3F7F + SUM ID	0x1171	0xEBA3
	3/4	SUM[0x000:0x7FF] + CFGW & 0x3F7F + SUM ID	0x2CDE	0xDE93
	ALL	CFGW & 0x3F7F + SUM_ID	0x1FCE	0xEB9C
PIC16C773	OFF	SUM[0x000:0x0FFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:07FF] + CFGW & 0x3F7F + SUM_ID	0x55EE	0x07A3
	3/4	SUM[0x000:03FF] + CFGW & 0x3F7F + SUM_ID	0x48DE	0xFA93
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0x079C
PIC16C774	OFF	SU:M[0x000:0FFF] + CFGW & 0x3F7F	0x2F7F	0xFB4D
	1/2	SUM[0x000:07FF] + CFGW & 0x3F7F + SUM_ID	0X55EE	0x07A3
	3/4	SUM[0x000:03FF] + CFGW & 0x3F7F + SUM_ID	0X48DE	0xFA93
	ALL	CFGW & 0x3F7F + SUM_ID	0x3BCE	0X079C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

 $SUM_ID = ID$ locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then $SUM_ID = 0x2746$.

^{*}Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

^{| =} Bitwise OR

TABLE 3-2: CHECKSUM COMPUTATION (CONTINUED)

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16C923	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F3F	0x2F3F	0xFB0D
PIC16C925	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID	0x516E	0x0323
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	0x405E	0xF213
	ALL	CFGW & 0x3F3F + SUM_ID	0x2F4E	0xFB1C
PIC16C924	OFF	SUM[0x000:0xFFF] + CFGW & 0x3F3F	0x2F3F	0xFB0D
PIC16C926	1/2	SUM[0x000:0x7FF] + CFGW & 0x3F3F + SUM_ID	0x516E	0x0323
	3/4	SUM[0x000:0x3FF] + CFGW & 0x3F3F + SUM_ID	0x405E	0xF213
	ALL	CFGW & 0x3F3F + SUM_ID	0x2F4E	0xFB1C
PIC16C745	OFF	SUM(0000:1FFF) + CFGW & 0x3F3F	0x1F3F	0xEB0D
	1000:1FFF	SUM(0000:0FFF) + CFGW & 0x3F3F+SUM_ID	0x396E	0xEB23
	800:1FFF	SUM(0000:07FF) + CFGW & 0x3F3F + SUM_ID	0x2C5E	0xDE13
	ALL	CFGW * 0x3F3F + SUM_ID	0x1F4E	0xEB1C
PIC16C765	OFF	SUM(0000:1FFF) + CFGW & 0x3F3F	0x1F3F	0xEB0D
	1000:1FFF	SUM(0000:0FFF) + CFGW & 0x3F3F+SUM_ID	0x396E	0xEB23
	800:1FFF	SUM(0000:07FF) + CFGW & 0x3F3F + SUM_ID	0x2C5E	0xDE13
	ALL	CFGW * 0x3F3F + SUM_ID	0x1F4E	0xEB1C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a through b inclusive]

SUM_XNOR7[a:b] = XNOR of the seven high order bits of memory location with the seven low order bits summed over locations a through b inclusive. For example, XNOR(0x3C31)=0x78 XNOR 0c31 = 0x0036.

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example,

ID0 = 0x12, ID1 = 0x37, ID2 = 0x4, ID3 = 0x26, then SUM ID = 0x2746.

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

| = Bitwise OR

4.0 PROGRAM/VERIFY MODE

TABLE 4-1: AC/DC CHARACTERISTICS
TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: +10°C ≤ TA ≤ +40°C, unless otherwise stated (20°C recommended)

Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated

		·					
Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
General							
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current (from VDD) during programming	_	-	20	mA	
PD3	VDDV	Supply voltage during verify	VDDMIN	_	VDDMAX	V	(Note 1)
PD4	Vінн1	Voltage on MCLR/VPP during programming	12.75	-	13.25	V	(Note 2)
PD5	VIHH2	Voltage on MCLR/VPP during verify	VDD + 4.5	-	13.25	_	
PD6	IPP	Programming supply current (from VPP)	_	-	50	mA	
PD9	VIH	(RB6, RB7) input high level	0.8 VDD	_	_	V	Schmitt Trigger input
PD8	VIL	(RB6, RB7) input low level	0.2 VDD	_	_	V	Schmitt Trigger input
Serial Progr	ram Verit	y					
P1	Tr	MCLR/VPP rise time (Vss to VHH) for Test mode entry	_	-	8.0	μS	
P2	Tf	MCLR fall time	_	_	8.0	μS	
P3	Tset1	Data in setup time before clock \downarrow	100	_	_	ns	
P4	Thld1	Data in hold time after clock ↓	100	-	_	ns	
P5	P5 Tdly1 Data input not driven to next clock input (delay required between command/data or command/command)		1.0	ı	_	μS	
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0	_	_	μS	
P7	Tdly3	Clock ↑ to date out valid (during read data)	200	-	_	ns	
P8	Thld0	Hold time after MCLR ↑	2	-	_	μS	

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

^{2:} VIHH must be greater than VDD + 4.5V to stay in Programming/Verify mode.

FIGURE 4-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 4-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 4-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



PIC16C6XX/7XX/9XX

NOTES:



PIC17C7XX

In-Circuit Serial Programming for PIC17C7XX OTP MCUs

This document includes the programming specifications for the following devices:

- PIC17C752
- PIC17C756
- PIC17C756A
- PIC17C762
- PIC17C766

1.0 PROGRAMMING THE PIC17C7XX

The PIC17C7XX is programmed using the TABLWT instruction. The table pointer points to the internal EPROM location start. Therefore, a user can program an EPROM location while executing code (even from internal EPROM). This programming specification applies to PIC17C7XX devices in all packages.

For the convenience of a programmer developer, a "program & verify" routine is provided in the on-chip test program memory space. The program resides in ROM and not EPROM, therefore, it is not erasable. The "program/verify" routine allows the user to load any address, program a location, verify a location or increment to the next location. It allows variable programming pulse width.

The PIC17C7XX group of the High End Family has added a feature that allows the serial programming of the device. This is very useful in applications where it is desirable to program the device after it has been manufactured into the users system (In-circuit Serial Programming (ISP)). This allows the product to be shipped with the most current version of the firmware, since the microcontroller can be programmed just before final test as opposed to before board manufacture. Devices may be serialized to make the product unique, "special" variants of the product may be offered, and code updates are possible. This allows for increased design flexibility.

1.1 <u>Hardware Requirements</u>

Since the PIC17C7XX under programming is actually executing code from "boot ROM," a clock must be provided to the part. Furthermore, the PIC17C7XX under programming may have any oscillator configuration (EC, XT, LF or RC). Therefore, the external clock driver must be able to overdrive pulldown in RC mode. CMOS drivers are required since the OSC1 input has a Schmitt trigger input with levels (typically) of 0.2 VDD and 0.8 VDD. See the PIC17C7XX data sheet (DS30289) for exact specifications.

The PIC17C7XX requires two programmable power supplies, one for VDD (3.0V to 5.5V recommended) and one for VPP (13 \pm 0.25V). Both supplies should have a minimum resolution of 0.25V.

The PIC17C7XX uses an intelligent algorithm. The algorithm calls for program verification at VDDmin as well as VDDmax. Verification at VDDmin guarantees good "erase margin". Verification at VDDmax guarantees good "program margin." Three times (3X) additional pulses will increase program margin beyond VDDmax and insure safe operation in user system.

The actual programming must be done with VDD in the VDDP range (Parameter PD1).

VDDP = VDD range required during programming.

VDDmin. = minimum operating VDD spec. for the part.

VDDmax. = maximum operating Vcc spec for the part.

Programmers must verify the PIC17C7XX at its specified VDDmax and VDDmin levels. Since Microchip may introduce future versions of the PIC17C7XX with a broader VDD range, it is best that these levels are user selectable (defaults are ok). Blank checks should be performed at VDDMIN.

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer but not a "production" quality programmer.

FIGURE 1-1: PIC17C752/756/756A/762/766 LCC




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING IN PARALLEL MODE): PIC17C7XX

	During Programming							
Pin Name	Pin Name	Pin Type	Pin Description					
RA4:RA0	RA4:RA0	I	Necessary in programming mode					
TEST	TEST	I	Must be set to "high" to enter programming mode					
PORTB<7:0>	DAD15:DAD8	I/O	Address & data: high byte					
PORTC<7:0>	DAD7:DAD0	I/O	Address & data: low byte					
MCLR/Vpp	VPP	Р	Programming Power					
Vdd	Vdd	Р	Power Supply					
Vss	Vss	Р	Ground					

Legend: I = Input, O = Output, P = Power

2.0 PARALLEL MODE PROGRAM ENTRY

To execute the programming routine, the user must hold TEST pin high, RA2, RA3 must be low and RA4 must be high (after power-up) while keeping MCLR low and then raise MCLR pin from VIL to VDD or VPP. This will force FFE0h in the program counter and execution will begin at that location (the beginning of the boot code) following reset.

Note: The Oscillator must not have 72 OSC clocks while the device MCLR is between VIL and VIHH.

All unused pins during programming are in hi-impedance state.

PORTB (RB pins) has internal weak pull-ups which are active during the programming mode. When the TEST pin is high, the Power-up timer (PWRT) and Oscillator Start-up Timers (OST) are disabled.

2.1 Program/Verify Mode

The program/verify mode is intended for full-feature programmers. This mode offers the following capabilities:

- Load any arbitrary 16-bit address to start program and/or verify at that location.
- b) Increment address to program/verify the next location.
- c) Allows arbitrary length programming pulse width.
- Following a "verify" allows option to program the same location or increment and verify the next location.
- e) Following a "program" allows options to program the same location again, verify the same location or to increment and verify the next location.




FIGURE 2-1: PROGRAMMING/VERIFY STATE DIAGRAM

2.1.1 LOADING NEW ADDRESS

The program allows new address to be loaded right out of reset. A 16-bit address is presented on ports B (high byte) and C (low byte) and the RA1 is pulsed (0 Æ 1, then 1 Æ 0). The address is latched on the rising edge of RA1. See timing diagrams for details. After loading an address, the program automatically goes into a "verify cycle." To load a new address at any time, the PIC17C7XX must be reset and the programming mode re-entered.

2.1.2 VERIFY (OR READ) MODE

"Verify mode" can be entered from "Load address" mode, "program mode" or "verify mode." In verify mode pulsing RA1 will turn on PORTB and PORTC output drivers and output the 16-bit value from the current location. Pulsing RA1 again will increment location count and be ready for the next verify cycle. Pulsing RA0 will begin a program cycle.


2.1.3 PROGRAM CYCLE

"Program cycle" is entered from "verify cycle" or program cycle" itself. After a verify, pulsing RA0 will begin a program cycle. 16-bit data must be presented on PORTB (high byte) and PORTC (low byte) before RA0 is raised.

The data is sampled 3 TCY cycles after the rising edge of RA0. Programming continues for the duration of RA0 pulse.


At the end of programming, the user can choose one of three different routes. If RA1 is kept low and RA0 is pulsed again, the same location will be programmed again. This is useful for applying over programming pulses. If RA1 is raised before RA0 falling edge, then a verify cycle is started without address increment. Raising RA1 after RA0 goes low will increment address and begin verify cycle on the next address.

FIGURE 2-2: PIC17C7XX PROGRAM MEMORY MAP



3.0 PARALLEL MODE PROGRAMMING SPECIFICATIONS

FIGURE 3-1: PROGRAMMING ROUTINE FLOWCHART







FIGURE 3-2: RECOMMENDED PROGRAMMING ALGORITHM FOR USER EPROM



4.0 SERIAL MODE PROGRAM ENTRY

4.1 <u>Hardware Requirements</u>

Certain design criteria must be taken into account for ISP. Seven pins are required for the interface. These are shown in Table 4-1.

4.2 <u>Serial Program Mode Entry</u>

To place the device into the serial programming test mode, two pins will need to be placed at VIHH. These are the TEST pin and the MCLR/VPP pins. Also, the following sequence of events must occur:

- 1. The TEST pin is placed at VIHH.
- 2. The MCLR/VPP pin is placed at VIHH.

There is a setup time between step 1 and step 2 that must be meet (See "Electrical Specifications for Serial Programming Mode" on page 97.)

After this sequence the Program Counter is pointing to Program Memory Address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this the device must be clocked. The device clock source in this mode is the RA1/T0CKI pin. Once the USART/SCI has been initialized, commands may be received. The flow is show in these 3 steps:

- 1. The device clock source starts.
- Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may be sent now.

TABLE 4-1: ISP Interface Pins

		During Programming							
Name	Function	Туре	Description						
RA4/RX/DT	DT	I/O	Serial Data						
RA5/TX/CK	CK	I	Serial Clock						
RA1/T0CKI	OSCI	I	Device Clock Source						
TEST	TEST	I	Test mode selection control input. Force to VIHH,						
MCLR/VPP	MCLR/VPP	Р	Programming Power						
VDD	VDD	Р	Power Supply						
Vss	Vss	Р	Ground						

4.3 Software Commands

This feature is similar to that of the PIC16CXXX midrange family, but the programming commands have been implemented in the device Boot ROM. The Boot ROM is located in the program memory from 0xFF60 to 0xFFFF. The ISP mode is entered when the TEST pin has a VIHH voltage applied. Once in ISP mode, the USART/SCI module is configured as a synchronous slave receiver, and the device waits for a command to be received. The ISP firmware recognizes eight commands. These are shown in Table 4-2.

TABLE 4-2: ISP COMMANDS

Command	Va	lue
RESET PROGRAM MEMORY POINTER	0000	0000
LOAD DATA	0000	0010
READ DATA	0000	0100
INCREMENT ADDRSS	0000	0110
BEGIN PROGRAMMING	0000	1000
LOAD ADDRESS	0000	1010
READ ADDRESS	0000	1100
END PROGRAMMING	0000	1110

4.3.1 RESET PROGRAM MEMORY POINTER

This is used to clear the address pointer to the Program Memory. This ensures that the pointer is at a known state as well as pointing to the first location in program memory.

4.3.2 INCREMENT ADDRESS

This is used to increment the address pointer to the Program Memory. This is used after the current location has been programmed (or read).

FIGURE 4-1: RESET ADDRESS POINTER COMMAND (PROGRAM/VERIFY)





FIGURE 4-2: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



4.3.3 LOAD ADDRESS

This is used to load the address pointer to the Program Memory with a specific 16-bit value. This is useful when a specific range of locations are to be accessed.

4.3.4 READ ADDRESS

This is used so that the current address in the Program Memory pointer can be determined. This can be used to increase the robustness of the ISP programming (ensure that the Program Memory pointers are still in sync).

FIGURE 4-3: LOAD ADDRESS COMMAND





FIGURE 4-4: READ ADDRESS COMMAND



4.3.5 LOAD DATA

This is used to load the 16-bit data that is to be programmed into the Program Memory location. The Program Memory address may be modified after the data is loaded. This data will not be programmed until a BEGIN PROGRAMMING command is executed.

4.3.6 READ DATA

This is used to read the data in Program Memory that is pointed to by the current address pointer. This is useful for doing a verify of the programming cycle and can be used to determine the number for programming cycles that are required for the 3X overprogramming.

FIGURE 4-5: LOAD DATA COMMAND





FIGURE 4-6: READ DATA COMMAND



4.3.7 BEGIN PROGRAMMING


This is used to program the current 16-bit data (last data sent with LOAD DATA Command) into the Program Memory at the address specified by the current address pointer. The programming cycle time is specified by specification P10. After this time has elapsed, any command must be sent, which wakes the processor from the Long Write cycle. This command will be the next executed command.

4.3.8 3X OVERPROGRAMMING

Once a location has been both programmed and verified over a range of voltages, 3X overprogramming should be applied. In other words, apply three times the number of programming pulses that were required to program a location in memory, to ensure a solid programming margin.

This means that every location will be programmed a minimum of 4 times (1 + 3X overprogramming).

FIGURE 4-7: BEGIN PROGRAMMING COMMAND (PROGRAM)






FIGURE 4-8: RECOMMENDED PROGRAMMING FLOWCHART

5.0 CONFIGURATION WORD

Configuration bits are mapped into program memory. Each bit is assigned one memory location. In erased condition, a bit will read as '1'. To program a bit, the user needs to write to the memory address. The data is immaterial; the very act of writing will program the bit. The configuration word locations are shown in Table 5-3. The programmer should not program the reserved locations to avoid unpredictable results and to be compatible with future variations of the PIC17C7XX. It is also mandatory that configuration locations are programmed in the strict order starting from the first location (0xFE00) and ending with the last (0xFE0F). Unpredictable results may occur if the sequence is violated.

5.1 Reading Configuration Word

The PIC17C7XX has seven configuration locations (Table 5-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. Reading any configuration location between 0xFE00 and 0xFE07 will place the low byte of the configuration word (Table 5-2) into DAD<7:0> (PORTC). DAD<15:8> (PORTD) will be set to 0xFF. Reading a configuration location between 0xFE08 and 0xFE0F will place the high byte of the configuration word into DAD<7:0> (PORTC). DAD<15:8> (PORTD) will be set to 0xFF.

TABLE 5-1: CONFIGURATION BIT PROGRAMMING LOCATIONS

Bit	Address
FOSC0	0xFE00
FOSC1	0xFE01
WDTPS0	0xFE02
WDTPS1	0xFE03
PM0	0xFE04
PM1	0xFE06
BODEN	0xFE0E
PM2	0xFE0F

TABLE 5-2: READ MAPPING OF CONFIGURATION BITS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	1		PM1 -	– P	MO WE	TPS1	WDTPS0	FOSC1	FOSC0
15	14	13	12	11	10	9	8	7	6	:	5 4	3	2	1	0
1	1	1	1	1	1	1	1	PM2	BODEN	I PM	2 PM2	PM:	2 PM2	PM2	PM2

-=Unused

PM<2:0>, Processor Mode Select bits

111 = Microprocessor mode

110 = Microcontroller mode

101 = Extended Microcontroller mode

000 = Code protected microcontroller mode

BODEN, Brown-out Detect Enable

1 = Brown-out Detect Circuitry enabled

0 = Brown-out Detect Circuitry disabled

WDTPS1:WDTPS0, WDT Prescaler Select bits.

11 = WDT enabled, postscaler = 1

10 = WDT enabled, postscaler = 256

01 = WDT enabled, postscaler = 64

00 = WDT disabled, 16-bit overflow timer

FOSC1:FOSC0, Oscillator Select bits

11 = EC oscillator

10 = XT oscillator

01 = RC oscillator

00 = LF oscillator

5.2 Embedding Configuration Word Information in the Hex File

To allow portability of code, a PIC17C7XX programmer is required to read the configuration word locations from the hex file when loading the hex file. If the configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information in the hex file, it should be to address FE00h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.3 Reading From and Writing To a Code Protected Device

When a device is code-protected, writing to program memory is disabled. If program memory is read, the value returned is the XNOR8 result of the actual program memory word. The XNOR8 result is the upper eight bits of the program memory word XNOR'd with the lower eight bits of the same word. This 8-bit result is then duplicated into both the upper and lower 8-bits of the read value. The configuration word can always be read and written.

5.4 CHECKSUM COMPUTATION

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

Table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently, depending on the code protect setting, the table describes how to manipulate the actual program memory values to sim-

ulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note: Some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 5-3: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0xC0DE at 0 and max address
PIC17C752	MP mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA05F	0x221D
	MC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA04F	0x220D
	EMC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA01F	0x21DD
	PMC mode	SUM_XNOR8[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0x200F	0xE3D3
PIC17C756	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3
PIC17C756A	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3
PIC17C762	MP mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA05F	0x221D
	MC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA04F	0x220D
	EMC mode	SUM[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0xA01F	0x21DD
	PMC mode	SUM_XNOR8[0x0000:0x1FFF] + (CONFIG & 0xC05F)	0x200F	0xE3D3
PIC17C766	MP mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x805F	0x021D
	MC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x804F	0x020D
	EMC mode	SUM[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x801F	0x01DD
	PMC mode	SUM_XNOR8[0x0000:0x3FFF] + (CONFIG & 0xC05F)	0x000F	0xC3D3

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_XNOR8(a:b) = [Sum of 8-bit wide XNOR copied into upper and lower byte, of locations a to b inclusive]

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

5.5 <u>Device ID Register</u>

Program memory location FDFFh is preprogrammed during the fabrication process with information on the device and revision information. These bits are accessed by a TABLR0 instruction, and are access when the TEST pin is high. As as a result, the device ID bits can be read when the part is code protected.

TABLE 5-4: DEVICE ID REGISTER DECODE

Resultant Device							
Davida	Device ID Value						
Device	DEV	REV					
PIC17C766	0000 0001 001	X XXXX					
PIC17C762	0000 0001 101	X XXXX					
PIC17C756	0000 0000 001	X XXXX					
PIC17C756A	0000 0010 001	X XXXX					
PIC17C752	0000 0010 101	X XXXX					

6.0 PARALLEL MODE AC/DC CHARACTERISTICS AND TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions


Operating Temperature: +10×C £ TA £ +70×C, unless otherwise stated, (25×C is recommended)

Operating Voltage: 4.5V £ VDD £ 5.25V, unless otherwise stated.


Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comments
PD1	VDDP	Supply voltage during programming	4.75	5.0	5.25	V	
PD2	IDDP	Supply current during programming	_	_	50	mA	Freq = 10MHz, VDD = 5.5V
PD3	VDDV	Supply voltage during verify	V _{DD} min.	_	V _{DD} max.	V	Note 2
PD4	VPP	Voltage on VPP/MCLR pin during programming	12.75	_	13.25	V	Note 1
PD6	IPP	Programming current on VPP/MCLR pin	_	25	50	mA	
P1	Foscp	Osc/clockin frequency dur- ing programming	4	_	10	MHz	
P2	Tcy	Instruction cycle	1	_	0.4	ms	Tcy = 4/Foscp
P3	TIRV2TSH	RA0, RA1, RA2, RA3, RA4 setup before TEST¦	1	_	_	ms	
P4	TтsH2мcH	TEST¦ to MCLR¦	1	_	_	ms	
P5	TBCV2IRH	RC7:RC0, RB7:RB0 valid to RA1 or RA0¦:Address/Data input setup time	0	_	_	ms	
P6	TIRH2BCL	RA1 or RA0¦ to RB7:RB0, RC7:RC0 invalid; Address data hold time;	10 Tcy	_	_	ms	
P7	T0ckiL2rbcZ	RTØ to RB7:RB0, RC7:RC0 hi-impedance	_	_	8TcY		
P8	T0скіH2всV	RA1¦ to data out valid	_	_	10 Tcy		
P9	TPROG	Programming pulse width	100		1000	ms	
P10	TirH2irL	RA0, RA1 high pulse width	10 Tcy	_	_	ms	
P11	TirL2irH	RA0, RA1 low pulse width	10 Tcy	_	_	ms	
P12	T0ckiV2inL	RA1¦ before INTØ (to go from prog cycle to verify w/o increment)	0		_	ms	
P13	TINL2RTL	RA1 valid after RA0 (to select increment or no increment going from pro- gram to verify cycle	10 Tcy	_	_	ms	
P14	TVPPS	VPP setup time before RA0¦	100	_	_	ms	Note 1
P15	TVPPH	VPP hold time after INTØ	0			ms	Note 1
P16	TvdV2TsH	VDD stable to TEST¦	10			ms	
P17	TrвV2мcH	RB input (E1h) valid to VPP/ MCLR¦		_	_	ms	
P18	TмcH2rвI	RB input (E1h) hold after VPP/MCLR	10Tcy	_	_	ns	
P19	TVPL2VDL	VDD power down after VPP power down	10	_	_	ms	


Note 1: VPP/MCLR pin must only be equal to or greater than VDD at times other than programming.

^{2:} Program must be verified at the minimum and maximum VDD limits for the part.



© 2003 Microchip Technology Inc.





© 2003 Microchip Technology Inc.




FIGURE 6-4: POWER-UP/DOWN SEQUENCE FOR PROGRAMMING

7.0 ELECTRICAL SPECIFICATIONS FOR SERIAL PROGRAMMING MODE

unless otherv	vise noted.	oss the specified operating ranges	Vcc = 2.5V to 5.5V Commercial (C): Tamb = 0° to +70°C Industrial (I): Tamb = -40°C to +85°C					
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	VIHH	Programming Voltage on VPP/ MCLR pin and TEST pin.	12.75	1	13.75	V		
	IPP	Programming current on MCLR pin	_	25	50	mA		
	Fosc	Input OSC frequency on RA1	_	_	8	MHz		
	Tcy	Instruction Cycle Time	_	4/Fosc	_			
PS1	Т∨н2∨н	Setup time between TEST = VIHH and MCLR = VIHH	1	_	_	ms		
PS2	TSER	Serial setup time	20	_	_	Tcy		
PS3	TSCLK	Serial Clock period	1	_	_	Tcy		
PS4	TSET1	Input Data Setup Time to serial clock Ø	15	_	_	ns		
PS5	THLD1	Input Data Hold Time from serial clock Ø	15	_	_	ns		
PS6	TDLY1	Delay between last clock Ø to first clock ¦ of next command	20	_	_	Tcy		
PS7	TDLY2	Delay between last clock Ø of command byte to first clock ¦ of read of data word	20	_	_	Тсү		
PS8	TDLY3	Delay between last clock Ø of command byte to first clock ¦ of write of data word	30	_	_	Тсү		
PS9	TDLY4	Data input not driven to next clock input	1	_	_	Tcy		
PS10	TDLY5	Delay between last begin programming clock Ø to last clock Ø of next command (minimum programming time)	100	_	_	ms		

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25×C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 7-1: RESET ADDRESS POINTER COMMAND (PROGRAM/VERIFY)




FIGURE 7-2: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)




FIGURE 7-3: LOAD ADDRESS COMMAND





FIGURE 7-4: READ ADDRESS COMMAND



PIC17C7XX

FIGURE 7-5: LOAD DATA COMMAND




FIGURE 7-6: READ DATA COMMAND





FIGURE 7-7: BEGIN PROGRAMMING COMMAND (PROGRAM)



PIC18CXXX

In-Circuit Serial Programming™ for PIC18CXXX OTP MCUs

This document includes the programming specifications for the following devices:

 PIC18C242 PIC18C601 • PIC18C252 PIC18C801 • PIC18C442 PIC18C658 • PIC18C452 PIC18C858

1.0 PROGRAMMING THE PIC18CXXX

The PIC18CXXX can be programmed using a serial method while in users' system, allowing increased design flexibility. This programming specification applies to PIC18CXXX devices in all package types.

1.1 **Hardware Requirements**

The PIC18CXXX requires two programmable power supplies, one for VDD and one for VPP. Both supplies should have a minimum resolution of 0.25V.


1.2 **Programming Mode**

The Programming mode for the PIC18CXXX allows programming of user program memory (except for the PIC18C601/801 ROMless devices), special locations used for ID, and the configuration words for the PIC18CXXX.

Pin Diagrams

The pin diagrams for the PIC18CXX2 family are shown below in Figure 1-1 through Figure 1-3. Pin diagrams for the PIC18CXX8 family are provided in Figure 1-4 through Figure 1-7. Pin diagrams for the PIC18C601/801 family are provided in Figure 1-8 through Figure 1-11.

FIGURE 1-1: PIC18CXX2 FAMILY **PIN DIAGRAM**



Note: Pin compatible with 40-pin PIC16C7X devices.

TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC18C242/252/442/452 PIC18C601/801/658/858

Dia Nama	During Programming					
Pin Name	Pin Name	Pin Type	Pin Description			
MCLR/VPP	VPP	Р	Programming Power			
VDD	VDD	Р	Power Supply			
Vss	Vss	Р	Ground			
RB6	RB6	I	Serial Clock			
RB7	RB7	I/O	Serial Data			

Legend: I = Input, O = Output, P = Power

FIGURE 1-2: PIC18C4X2 44-PIN PLCC AND 44-PIN TQFP DIAGRAMS **PLCC** RA4/T0CKI RB3/CCP2* 38 37 RB2/INT2 RB1/INT1 RA5/AN4/SS/LVDIN RE0/RD/AN5 RB0/INT0 36□ RE1/WR/AN6 RE2/CS/AN7 VDD PIC18C4X2 VDD Vss ☐ 13 ☐ 14 ☐ 15 33 32 RD7/PSP7 Vss RD6/PSP6 OSC1/CLKI OSC2/CLKO/RA6 RD5/PSP5 RC0/T10S0/T1CKI RD4/PSP4 RC7/RX/DT IOSI/CCP2* RC6/TX/CK RC5/SDO RC4/SDI/SDA RD3/PSP3 RD2/PSP2 RD1/PSP0 RD0/PSP0 RC3/SCK/SCL **TQFP** RC7/RX/DT 32 RC0/T1OSO/T1CKI **→**□□□ 2 RD4/PSP4 OSC2/CLKO/RA6 RD5/PSP5 30 ₩ -Ш4 OSC1/CLKI RD6/PSP6 29 Vss RD7/PSP7 PIC18C4X2 VDD **►**□□□ 6 Vss RE2/AN7/CS V_{DD} ►□□ 26 ₩ RE1/AN6/WR RB0/INT0 **≻**□□□ 8 25 RE0/AN5/RD RB1/INT1 **←→**□Ⅲ RA5/AN4/SS/LVDIN **→**□□□ 10 23 - -RA4/T0CKI RB3/CCP2* **→**□□□ RA3/AN3/VREF+
RA1/AN1
RA1/AN1
RA0/AN0
MCLR/VPP
RB7
RB6
RB6
RB6
RB6
RB6
RB6
RB6
RB6
RB6
RB7 * RB3 is the alternate pin for the CCP2 pin multiplexing Note: Pin compatible with 44-pin PIC16C7X devices

FIGURE 1-3: PIC18C2X2 28-PIN DIP, SOIC, WINDOWED CERDIP DIAGRAM




FIGURE 1-4: PIC18C658 64-PIN TQFP DIAGRAM RE7/CCP2 RD0/PSP0 RD2/PSP2 RD3/PSP3 RD4/PSP4 IRD5/PSP5 ☐RD7/PSP7 IRD1/PSP RE2/CS 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 RE1/WR 48 RB0/INT0 2 RE0/RD 47 ☐ RB1/INT1 3 RG0/CANTX1 46 ☐ RB2/INT2 RG1/CANTX2 4 45 ☐ RB3/INT3 5 RG2/CANRX D 44 RB4 6 43 □ RB5 RG3 [7 42 MCLR/VPP RB6 PIC18C658 8 RG4 41 ─ Vss 9 40 ☐ OSC2/CLKO/RA6 Vss 10 39 VDD OSC1/CLKI 11 38 RF7 □ V_{DD} 12 37 RB7 RF6/AN11 [13 36 RF5/AN10/CVREF ☐ RC5/SDO 14 RF4/AN9 [35 ☐ RC4/SDI/SDA 15 RF3/AN8 [34 RC3/SCK/SCL RF2/AN7/C1OUT 16 33 ☐ RC2/CCP1 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 RA1/AN1 C Vss VDD RA4/T0CKI C RC1/T10SI AVSS AVDD RA5/SS/AN4/LVDIN RF1/AN6/C20UT RF0/AN5 RA3/AN3/VREF+ RA2/AN2/VREF-RC0/T10SO/T13CKI RC6/TX/CK RC7/RX/DT Note: All PIC18C658 and PIC18C858 package outlines are compatible with PIC17C7XX.





FIGURE 1-5: PIC18C658 68-PIN PLCC DIAGRAM


FIGURE 1-6: PIC18C858 80-PIN TQFP DIAGRAM RD5/PSP5 RE7/CCP2 RD1/PSP1 RD2/PSP2 RD3/PSP3 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 RH2 10 60 RJ2 2 59 □RJ3 RH3 3 58 RB0/INT0 RE1/WR 57 RB1/INT1 RE0/RD 4 56 □ RB2/INT2 RG0/CANTX1 [5 55 ☐ RB3/INT3 RG1/CANTX2 6 RB4 RG2/CANRX [7 54 53 □ RB5 8 RG3 [9 □RB6 MCLR/VPP 52 RG4 10 51 ☐ Vss 50 OSC2/CLKO/RA6 Vss [11 **PIC18C858** 12 49 OSC1/CLKI VDD [48 **V**DD RF7 13 RB7 47 RF6/AN11 14 RF5/AN10/CVREF 15 46 □ RC5/SDO 45 RC4/SDI/SDA RF4/AN9 □ 16 RC3/SCK/SCL 44 RF3/AN8 17 RC2/CCP1 RF2/AN7/C1OUT 18 43 RH7/AN15 [19 42 □ RK3 RK2 RH6/AN14 20 41 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 RH5/AN13 □ RH4/AN12 □ RA5/SS/AN4/LVDIN□ RA4/T0CKI□ RC1/T10SI□ RF1/AN6/C2OUT RF0/AN5 RA1/AN1 DRA0/AN0 DRA0 AVDD Vss Vbb RC6/TX/CK RA3/AN3/VREF+ RC0/T10SO/T13CKI RA2/AN2/VREF-RC7/RX/DT Note: All PIC18C658 and PIC18C858 package outlines are compatible with PIC17C7XX.


RE7/CCP2 RD0/PSP0 RD2/PSP2 RD4/PSP4 RD5/PSP5 RD7/PSP7 RD1/PSP1 RE2/CS RH RE5 RE6 VSS VSS RE3 1 84 83 82 81 80 79 78 77 76 75 RH2 12 RJ2 74 RH3 13 73 RJ3 RE1/WR RB0/INT0 14 72 RE0/RD 15 RB1/INT1 71 RG0/CANTX1 16 RB2/INT2 70 69 RB3/INT3 RG1/CANTX2 17 RG2/CANRX 68 RB4 18 RG3 19 67 RB5 66 MCLR/VPP 20 RB6 65 RG4 Vss 21 **PIC18C858** NC 64 NC 22 63 Vss 23 OSC2/CLKO/RA6 Vdd 62 OSC1/CLKI 24 RF7 25 61 VDD RF6/AN11 26 60 RB7 RF5/AN10/CVREF 27 59 RC5/SDO RF4/AN9 28 58 RC4/SDI/SDA RF3/AN8 29 57 RC3/SCK/SCL 56 RF2/AN7/C1OUT 30 RC2/CCP1 RH7/AN15 31 55 RK3 RH6/AN14 D RK2 54 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 RC6/TX/CK | RC7/RX/DT | RA4/T0CKI RC1/T1OSI AVDD RA1/AN1 RA0/AN0 NC VSS VDD 8 X RH4/AN12 AVss RF0/AN5 RA5/SS/AN4/LVDIN RC0/T10S0/T13CKI RF1/AN6/C20UT RA3/AN3/VREF+ RA2/AN2/VREF-Note: All PIC18C658 and PIC18C858 package outlines are compatible with PIC17C7XX.


PIC18C858 84-PIN PLCC DIAGRAM

FIGURE 1-7:









2.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™) MODE

2.1 Introduction

Serial Programming mode is entered by asserting MCLR/VPP = VIHH and RB6. RB7 = 0V.

Instructions are fed into the CPU serially on RB7, and are shifted on the rising edge, and latched on the falling edge of the serial clock presented on RB6. RB7 serves as data out, as well. Programming and verification are performed by executing TBLRD and TBLWT instructions. The address pointer to the program memory is simply the table pointer. The address pointer can be incremented and decremented by executing table reads and writes with auto-decrement and auto-increment.

2.2 ICSP Operation

In ICSP mode, instruction execution takes place through a serial interface using RB6 and RB7. RB7 is used to shift in instructions and shift out data from the TABLAT register. RB6 is used as the serial shift clock and the CPU execution clock. Instructions and data are shifted LSb first.

In this mode, all instructions are shifted serially, loaded into the instruction register, and executed. No program fetching occurs from internal or external program memory. 8-bit data bytes are read from the TABLAT register via the same serial interface.

2.2.1 4-BIT SERIAL INSTRUCTIONS

A set of 4-bit instructions are provided for ICSP mode, so the most common instructions used for ICSP can be fetched quickly, and reduce the amount of time required to program a device. The 4-bit opcode is shifted in while the previously fetched instruction executes. The 4-bit instruction contains the lower 4 bits of an instruction opcode. The upper 12 bits default to all 0's. Instructions with all 0's in the upper byte of the instruction word are by default, considered special instructions. The serial instructions are decoded as shown in Table 2-1.

TABLE 2-1: SPECIAL INSTRUCTIONS FOR SERIAL INSTRUCTION EXECUTION AND ICSP

Mnemonic, Operands	Description	Cycles	4-bit Opcode	Status Affected
NOP	No Operation (shift in16-bit instruction)	1	0000	None
TBLRD *	Table Read (no change to TBLPTR)	2	1000	None
TBLRD *+	Table Read (post-increment TBLPTR)	2	1001	None
TBLRD *-	Table Read (post-decrement TBLPTR)	2	1010	None
TBLRD +*	Table Read (pre-increment TBLPTR)	2	1011	None
TBLWT *	Table Write (no change to TBLPTR)	2	1100	None
TBLWT *+	Table Write (post-increment TBLPTR)	2	1101	None
TBLWT *-	Table Write (post-decrement TBLPTR)	2	1110	None
TBLWT +*	Table Write (pre-increment TBLPTR)	2	1111	None

Legend: Refer to the PIC18CXXX Data Sheet (DS39026 or DS30475) for opcode field descriptions.

Note: All special instructions not included in this table are decoded as NOPs.

2.2.2 INITIAL SERIAL INSTRUCTION OPERATION


Upon ICSP mode entry, the CPU is idle. The execution of the CPU is governed by a state machine. While the first instruction is being clocked in, a forced ${\tt NOP}$ $({\tt FNOP})$ is executed.

Following the FNOP instruction execution and shifting in of the next instruction, the serial state machine will do one of three things, depending upon the 4-bit instruction fetched:

- If the instruction fetched was a NOP, the state machine will suspend the CPU, awaiting a 16-bit wide instruction to be shifted in.
- If the instruction is a TBLWT as shown in Figure 2-1, the state machine suspends the CPU from execution, while sixteen bits of data are shifted in as data for the TBLWT instruction.
- If the instruction is a TBLRD, then execution of the TBLRD instruction begins immediately for eight clock cycles, followed by eight clock cycles where the contents of the TABLAT register is shifted out onto RB7.

Once sixteen clock cycles have elapsed, the next 4-bit instruction is fetched, while the current instruction is executed. Each instruction type is described in later sections.





2.2.3 NOP SERIAL INSTRUCTION EXECUTION

The NOP serial instruction is used to allow execution of all other instructions not included in Table 2-1. When the NOP instruction is fetched, the serial execution state machine suspends the CPU for 16 clock cycles. During these 16 clock cycles, all 16 bits of an instruction are fed into the CPU and the NOP instruction is discarded. Once all 16 bits have been shifted in, the state machine will allow the instruction to be executed for the next four clock cycles.


Note:


16-bit TBLWT and TBLRD instructions are not permitted. They will cause timing problems with the serial state machine. If the user wishes to perform a TBLWT or TBLRD instruction, it must be performed as a 4-bit instruction.

2.2.4 ONE-CYCLE 16-BIT INSTRUCTIONS


If the instruction fetched is a one-cycle instruction, then the instruction operation will be completed in the four clock cycles following the instruction fetched. During instruction execution, the next 4-bit serial instruction is fetched (see Figure 2-2).

FIGURE 2-2: SERIAL INSTRUCTION TIMING FOR 1-CYCLE, 16-BIT INSTRUCTIONS






© 2003 Microchip Technology Inc.



2.3 Serial Instruction Execution For Two-Cycle, One-Word Instructions

When a NOP instruction is fetched, the serial execution state machine suspends the CPU for 16 clock cycles. During these 16 clock cycles, all 16 bits of an instruction are fed in and the NOP instruction is discarded.

If the instruction fetched is a two-cycle, one-word instruction, the instruction operation will require a second "dummy fetch" to be performed before the instruction execution can be completed. The first cycle of the instruction will be executed in the four clock cycles following the instruction fetched. During the first cycle of instruction execution, the next 4-bit serial instruction is fetched. To perform the second half of the two cycle instruction, this 4-bit instruction must be a NOP, so the state machine will remain idle for the second half of the instruction. Following the fetch of the second NOP, the state machine will shift 16 bits of data that will be discarded. After the 16 bits of data are shifted in, the state machine will release the CPU, and allow it to perform the second half of the two-cycle instruction. During the second half of the two-cycle instruction execution, the next 4-bit instruction is loaded (see Figure 2-5).





© 2003 Microchip Technology Inc.


2.4 Serial Instruction Execution For Two-Word, Two-Cycle Instructions

After a NOP instruction is fetched, the serial execution state machine suspends the CPU in the Q4 state for 16 clock cycles. During these 16 clock cycles, all 16 bits of an instruction are fed in and the NOP instruction is discarded.


If the 16-bit instruction fetched is a two-cycle, two-word instruction, the instruction operation will require a second operand fetch to be performed before the instruction execution can be completed. The first cycle of the instruction will be executed in the four clock cycles following the 16-bit instruction fetch. During the first cycle of instruction execution, the next 4-bit serial instruction is fetched. To perform the second half of the two-cycle instruction, this 4-bit instruction must also be a NOP, so the state machine will remain idle for the second half of the instruction. Following the fetch of the second NOP, the state machine will shift 16 bits of data that will be used as an operand for the two-cycle instruction. After the 16 bits of data are shifted in, the state machine will release the CPU, and allow it to execute the second half of the two-cycle instruction. During the second half of the two-cycle instruction execution, the next 4-bit instruction is loaded (see Figure 2-6).







© 2003 Microchip Technology Inc.



2.5 TBLWT Instruction

The TBLWT instruction is a special two-cycle instruction.

All forms of TBLWT instructions (post/pre-increment, post-decrement, etc.) are encoded as 4-bit special instructions. This is useful as TBLWT instructions are used repeatedly in ICSP mode. A 4-bit instruction will minimize the total number of clock cycles required to perform programming algorithms.

The TBLWT instruction sequence operates as follows:


- The 4-bit TBLWT instruction is read in by the state machine on RB7 during the four clock cycle execution of the instruction fetched previous to the TBLWT (which is a FNOP if the TBLWT is executed following a RESET).
- Once the state machine recognizes that the instruction fetched is a TBLWT, the state machine proceeds to fetch in the 16 bits of data that will be written into the program memory location pointed to by the TBLPTR.
- 3. The state machine releases the CPU to execute the first cycle of the TBLWT instruction, while the first four bits of the 16-bit data word are shifted in. After the first cycle of TBLWT instruction has completed, the state machine shifts in the remaining 12 of the 16 bits of data. The data word will not be used until the second cycle of the instruction.
- 4. After all 16 bits of data are shifted in and the first cycle of the TBLWT is performed, the CPU will execute the second cycle of the TBLWT operation, programming the current memory location with the 16-bit value. The next instruction following the TBLWT instruction, NOP, is shifted in during the execution of the second cycle (see Figure 2-9).


The TBLWT instruction is used in ICSP mode to program the EPROM array. When writing a 16-bit value to the EPROM, ID locations, or configuration locations, the device, RB6 must be held high for the appropriate programming time during the TBLWT instruction, as specified by parameter P9.


When RB6 is asserted low, the device will cease programming the specified location.

After RB6 is asserted low, RB6 is held low for the time specified by parameter P10, to allow high voltage discharge of the program memory array.

FIGURE 2-9: TBLWT INSTRUCTION SEQUENCE







2.6 TBLRD Instruction


The TBLRD instruction is another special two-cycle instruction.


All forms of TBLRD instructions (post/pre-increment, post-decrement, etc.) are encoded as 4-bit special instructions. This is useful as TBLRD instructions are used repeatedly in ICSP mode. A 4-bit instruction will minimize the total number of clock cycles required to perform programming algorithms.


The TBLRD instruction sequence operates as follows:

- The 4-bit TBLRD instruction is read in by the state machine on RB7 during the four clock cycle execution of the instruction fetched previous to the TBLRD (which is an FNOP if the TBLRD is executed following a RESET).
- 2. Once the state machine recognizes that the instruction fetched is a TBLRD, the state machine releases the CPU and allows execution of the first and second cycles of the TBLRD instruction for eight clock cycles. When the TBLRD is performed, the contents of the program memory byte pointed to by the TBLPTR is loaded into the TABLAT register.
- After eight clock cycles have transitioned on RB6, and the TBLRD instruction has completed, the state machine will suspend the CPU for eight clock cycles. During these eight clock cycles, the state machine configures RB7 as an output, and will shift out the contents of the TABLAT register onto RB7, LSb first.
- 4. When the state machine has shifted out all eight bits of data, the state machine suspends the CPU to allow an instruction pre-fetch. Four clock cycles are required on RB6 to shift in the next 4-bit instruction.









2.6.1 SOFTWARE COMMANDS

ICSP commands of the PICmicro® MCU are supported in the PIC18CXXX family by simply combining CPU instructions. Once in the ICSP mode, instructions are loaded into a shift register, and the device waits for a command to be received. The ICSP commands for the PIC18CXXX family are now "pseudo-commands" and are shown in Table 2-2. The following sections describe how to implement the pseudo-commands using CPU instructions.


TABLE 2-2: ICSP PSEUDO COMMAND MAPPING

ICSP™ Command	Golden Gat	e Instructions			
	MOVLW	#Address1			
	MOVWF	TBLPTRL			
Load	MOVLW	#Address2			
Configuration	MOVWF	TBLPTRH			
	MOVLW	#Address3			
	MOVWF	TBLPTRU			
Load Data	Not needed. Data encoded in 4-bit TBLWT instruction sequence.				
Read Data	TBLRD instruc	ction			
Increment Address	Not needed. Use TBLWT with increment/decrement (TBLWT *+/*-).				
	MOVLW	#Addr_low			
	MOVWF	TBLPTRL			
Load Address	MOVLW	#Addr_high			
Load Address	MOVWF	TBLPTRH			
	MOVLW	#Addr_upper			
	MOVWF	TBLPTRU			
	MOVLW	#Data			
RESET Address	MOVWF	TBLPTRH			
INLOCT Address	MOVWF	TBLPTRL			
	MOVWF	TBLPTRU			
Begin Programming	TBLWT				
End Programming	Not needed. Pr cease at the en execution.	rogramming will ad of TBLWT			

2.6.2 RESET ADDRESS

A reset of the program memory pointer is a write to the upper, high, and low bytes of the TBLPTR. To reset the program memory pointer, the following instruction sequence is used.

```
NOP
                  ; (4-BIT INSTRUCTION)
MOVLW
        00h
NOP
                  ; (4-BIT INSTRUCTION)
MOVWF
        TBLPTRU
                  ; (4-BIT INSTRUCTION)
NOP
MOVWF
        TBLPTRH
NOP
                  ; (4-BIT INSTRUCTION)
MOVWF
        TBLPTRL
```







FIGURE 2-16: RESET ADDRESS SERIAL INSTRUCTION SEQUENCE (CONTINUED)

2.6.3 LOAD ADDRESS

This is used to load the address pointer to the Program Memory with a specific 22-bit value, and is useful when a specific range of locations are to be accessed. To load the address into the table pointer, the following commands must be used:

NOP		;	4-bit	instruction
MOVLW	Low_Address			
NOP		;	4-bit	${\tt instruction}$
MOVWF	TBLPTRL			
NOP		;	4-bit	instruction
MOVLW	High_Address			
NOP		;	4-bit	instruction
MOVWF	TBLPTRH			
NOP		;	4-bit	instruction
MOVLW	Upper_Address	;		
NOP		;	4-bit	instruction
MOVWF	TBLPTRU			

FIGURE 2-17: LOAD ADDRESS SERIAL INSTRUCTION SEQUENCE Start Execute (PC - 2), shift in next 4-bit instruction, 4-bit instruction = NOP. shift in 16-bit MOVWF instruction, Num_Clk = 1 Num_Clk = 1 On rising edge RB6, Shift(R) RB7 On rising edge RB6, Shift(R) RB7 into Shift Reg<3> into Shift Reg<15>, Num_Clk = Num_Clk + 1 Num_Clk = Num_Clk + 1 MOVWF (NOP) TBLPTRL No Num_Clk = 16? Num_Clk = 4? Yes Yes 4-bit instruction = NOP, Execute MOVWF instruction, shift in 16-bit MOVLW instruction, shift in 4-bit NOP instruction, Num_Clk = 1 $Num_Clk = 1$ On rising edge RB6, On rising edge RB6, Shift(R) RB7 Shift(R) RB7 into Shift Reg<15>, into Shift Reg<3>, Num_Clk = Num_Clk + 1 Num Clk = Num Clk + 1 MOVLW (NOP) Low Address Num_Clk = 16? No Num Clk = 4? Yes Yes 4-bit instruction = NOP, Execute MOVLW instruction. shift in 16-bit MOVWF instruction, shift in 4-bit NOP instruction, Num Clk = 1 $Num_Clk = 1$ On rising edge RB6, On rising edge RB6, Shift(R) RB7 Shift(R) RB7 into Shift Reg<15> into Shift Reg<3>, Num Clk = Num Clk + 1 Num_Clk = Num_Clk + 1 MOVLW (NOP) High_Address Num_Clk = 16? No Num_Clk = 4? Yes Yes Execute MOVWF instruction, shift in next 4-bit instruction, Num_Clk = 1



2.6.4 ICSP BEGIN PROGRAMMING

Programming is performed by executing a TBLWT instruction. In ICSP mode, the TBLWT instruction sequence will include 16 bits of data shifted into a data buffer, and then written to the word location addressed by the TBLPTR. Although the TBLPTR addresses the program memory on a byte wide boundary, all 16 bits of data shifted in during the TBLWT sequence are written at once. The 16 bits are shifted into the TABLAT and buffer registers. The TBLPTR points to the word that will be programmed; it can point to either the high or the low byte (see Figure 2-19).

The sequence for programming a location could occur as follows:

- 1. Set up the TLBPTR with the first address to be programmed (even or odd byte).
- Shift in a 4-bit TBLWT instruction.
- 16 bits of data are shifted in for programming both high and low byte of the first programmed location.
- Execute TBLWT instruction to program location.
- Verify high byte (odd address) by executing TLBRD* - (post-decrement). (TBLPTR points at odd address.)
- 6. Verify low byte (even address) by executing TLBRD*+ (post-increment). (TBLPTR points at odd address again.)
- 7. If location doesn't verify, go back to step 4.
- If location does verify, begin 3x overprogramming (see Section 2.6.7).

The TBLWT instruction offers flexibility with multiple addressing modes: pre-increment, post-increment, post-decrement, and no change of the TBLPTR. These modes eliminate the need for the increment address command sequence.




FIGURE 2-19: DATA BUFFERING SCHEME FOR ICSP

2.6.5 PROGRAMMING INSTRUCTION SEQUENCE

The instructions needed to execute a programming sequence are shown in the following example. Many of the instruction sequences are also shown in previous sections.

```
NOP
                          ; 4-bit instruction
                          ; Set up low byte
                          ; of program address
MOVLW
       Low Byte Address ; = 00
NOP
                          ; 4-bit instruction
MOVWF
      TBLPTRL
NOP
                          : 4-bit instruction
                          ; Set up high byte
                          ; of program
                          ; address
MOVLW
       High_Byte_Address ; = 00
                          ; 4-bit instruction
MOP
MOVWF
       TRIPTRH
NOP
                          ; 4-bit instruction
                          ; Set up upper byte
                          ; of program
                          ; address
MOVLW
      Upper_Byte_Address; = 00
                          ; 4-bit instruction
                          ; Program data byte
MOVWF TBLPTRU
                          ; included in TBLWT
                          : instruction
                          ; sequence
TRI.WT+*
                          ; TBLPTR = 000000h
```

A write of a program memory location with an odd or an even address causes a long write cycle in ICSP mode. The 16-bit data is encoded in the TBLWT sequence and is loaded into the temporary buffer register for word wide writes.

2.6.6 VERIFY SEQUENCE

The table pointer = 000001h in the last example. A TBLRD will then read the odd address byte of the current program word address location first. The verify sequence will be as follows:

```
; Read/verify high byte first
TBLRD*-
; TBLPTR = 0000 post-dec
; Read/verify low byte
TBLRD*
```

The first TBLRD decrements the table pointer to point to the even address byte of the current program word. After the first and second cycle of the TBLRD are performed, all eight bits of data are shifted out on RB7. The fetch of the second TBLRD occurs on the next four clock cycles. The second TBLRD does not modify the table pointer address. This allows another programming cycle (TBLWT+*) to take place if the verify doesn't match the program data, without having to update the table pointer.


If the contents of the verify do not match the intended program data word, then the TBLWT instruction must be repeated with the correct contents of the current program word. Therefore, only one instruction needs to be performed to repeat the programming cycle:

TBLWT+*


2.6.7 3X OVER-PROGRAMMING

Once a location has been both programmed and verified over the range of voltages, 3x over-programming should be applied. In other words, apply three times the number of programming pulses required to program a location in memory to ensure solid programming margin.

This means that every location will be programmed a minimum of four times (1 + 3x over-programming).



DS39028E-page 3-134



2.6.8 LOAD CONFIGURATION

The Configuration registers are located in test memory, and are only addressable when the high address bit of the TBLPTR (bit 21) is set. Test program memory contains test memory, configuration registers, calibration registers, and ID locations. The desired address must be loaded into all three bytes of the table pointer to program specific ID locations, or the configuration bits. To program the configuration registers, the following sequence must be followed:

```
; 4-bit instruction
NOP
                       ; shift in 16-bit
                       ; MOVLW instruction
MOVLW
       03h
NOP
                       ; 4-bit instruction
                       ; shift in 16-bit
                       ; MOVWF instruction
                       ; Enable Test memory
MOVWE
       TRIPTRII
NOP
                       ; 4-bit instruction
                       ; shift in 16-bit
                       ; MOVLW instruction
MOVLW
       Low Config Address
                       ; 4-bit instruction
NOP
                       ; shift in 16-bit
                       ; MOVWF instruction
MOVWF
       TBLPTRL
NOP
                       ; 4-bit instruction
                       ; shift in 16-bit
                       ; MOVLW instruction
MOVLW
       High Config Address
NOP
                       ; 4-bit instruction
                       ; shift in 16-bit
                       ; MOVWF instruction
MOVWF
       TBLPTRH
                       ; 4-bit instruction
NOP
                       ; shift in 16-bit
                       ; MOVLW instruction
TBLWT*+
                       ; 16-bits of data are
                       ; shifted in for write
                       ; of config1L and
                       ; config1H TBLWT is a
                       ; 4-bit special
                       ; instruction.
                       ; Wait P9 for
                       ; programming
```

2.6.9 END PROGRAMMING

When programming occurs, 16 bits of data are programmed into memory. The 16 bits of data are shifted in during the TBLWT sequence. After the programming command (TBLWT) has been executed, the user must wait P9 until programming is complete, before another command can be executed by the CPU. There is no command to end programming.

RB6 must remain high for as long as programming is desired. When RB6 is lowered, programming will cease.

After the falling edge occurs on RB6, RB6 must be held low for a period of time (Parameter 10), so a high voltage discharge can be performed. This ensures the program array isn't stressed at high voltage during execution of the next instruction. The high voltage discharge will occur while RB6 is low, following the programming time.




FIGURE 2-23: DETAILED PROGRAMMING FLOW CHART - CONFIG WORD Execute 1st cycle TBLWT*and shift in first four bits of configuration registers for four clock cycles Report No Verify? Verify **Error** Shift in last 12 bits of data for 12 clock cycles Yes All locations Execute 2nd cycle TBLWT*-No programmed? for four clock cycles and shift in TBLRD*+ for four clock cycles Yes Verify all ID_Locations Execute 1st and 2nd cycle @ VDDMIN TBLRD*+ for eight clock cycles Report Shift data out Verify for eight clock cycles No Data correct? Error @ VDDMIN Shift in TBLRD*+ for four clock cycles Verify all locations @ VDDMAX Execute 1st and 2nd cycle TBLRD*+ for eight clock cycles Report No Verify Data correct? Error Shift data out @ VDDMAX for eight clock cycles Yes **DONE**





FIGURE 2-24: DETAILED PROGRAMMING FLOW CHART - ID LOCATION



3.0 CONFIGURATION WORD

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h – 3FFFFFh).

3.1 ID Locations

A user may store identification information (ID) in eight ID locations mapped in [0x200000:0x200007]. It is recommended that the user use only the four Least Significant bits of each ID location.

The ID locations do not read out in a scrambled fashion after code protection is enabled. For all devices, it is recommended to write ID locations as `1111 bbbb' where `bbbb' is the ID information.

Note: The PIC18C601/801 devices do not have user ID locations.

TABLE 3-1: 18CXX2 CONFIGURATION BITS AND DEVICE IDS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	CP	CP	CP	CP	CP	CP	CP	CP	1111 1111
300001h	CONFIG1H	r	r	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H	_	_	_	_	_	_	_	CCP2MX	1
300006h	CONFIG4L	_	_	_	_	_	_	r	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved.Grayed cells are unimplemented, read as 0.

TABLE 3-2: 18CXX8 CONFIGURATION BITS AND DEVICE IDS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	CP	CP	CP	CP	CP	CP	CP	CP	1111 1111
300001h	CONFIG1H	r	r	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	111111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H	_	_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300006h	CONFIG4L	_	_	_	_	_	_	r	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Grayed cells are unimplemented, read as 0.

TABLE 3-3: 18C601/801 CONFIGURATION BITS AND DEVICE IDS

File	name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	_	_	_	_	_	_	FOSC1	FOSC0	10
300002h	CONFIG2L	_	BW	_	_	_	_	_	PWRTEN	-11
300003h	CONFIG2H	_			_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300006h	CONFIG4L	r	-	_	_	_	_	_	STVREN	11
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	0000 0000
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0010

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition, r = reserved. Shaded cells are unimplemented, read as '0'.

TABLE 3-4: PIC18CXXX FAMILY CONFIGURATION BITS

Bit Name	Bit Type	File Name/Devices	Description
СР	R/P – 1	CONFIG1L/ 18CXX2 and 18CXX8	Code Protection bits 1 = Program memory code protection off 0 = All of program memory code protected
OSCSEN	R/P – 1	CONFIG1H/ 18CXX2 and 18CXX8	Oscillator System Clock Switch Enable bit 1 = Oscillator system clock switch option is disabled (main oscillator is source) 0 = Oscillator system clock switch option is enabled (oscillator switching is enabled)
FOSC2: FOSC0	R/P – 1	CONFIG1H/ 18CXXX	Oscillator Selection bits 111 = RC oscillator w/OSC2 configured as RA6
BORV1: BORV0	R/P – 1	CONFIG2L/ 18CXX2 and 18CXX8	Brown-out Reset Voltage bits 11 = VBOR set to 2.5V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V
BOREN	R/P – 1	CONFIG2L/ 18CXX2 and 18CXX8	Brown-out Reset Enable bit 1 = Brown-out Reset enabled 0 = Brown-out Reset disabled
PWRTEN	R/P – 1	CONFIG2L/ 18CXXX	Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit PWRTEN. Ensure Power-up Timer is enabled when Brown-out Reset is enabled.
WDTPS2: WDTPS0	R/P – 1	CONFIG2H/ 18CXXX	Watchdog Timer Postscale Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1

Legend: R = readable, P = programmable, U = unimplemented, read as '0',

⁻ n = value when device is unprogrammed, u = unchanged.

TABLE 3-4: PIC18CXXX FAMILY CONFIGURATION BITS (CONTINUED)

Bit Name	Bit Type	File Name/Devices	Description
WDTEN	R/P – 1	CONFIG2H/ 18CXXX	Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled (control is placed on SWDTEN bit)
CCP2MX	R/P – 1	CONFIG3H/ 18CXX2	CCP2 Mux bit 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3
STVREN	R/P – 1	CONFIG4L/ 18CXXX	Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow/Underflow will cause RESET 0 = Stack Overflow/Underflow will not cause RESET
BW	R/P – 1	CONFIG2L/ 18C601/801	External Bus Data Width bit 1 = 16-bit External Bus mode 0 = 8-bit External Bus mode
DEV10:DEV3	R	DEVID2/ 18CXXX	Device ID bits These bits are used with the DEV2:DEV0 bits in the DEVID1 register to identify part number.
DEV2:DEV0	R	DEVID1/ 18CXXX	Device ID bits These bits are used with the DEV10:DEV3 bits in the DEVID2 register to identify part number.
REV4:REV0	R	DEVID1/ 18CXXX	These bits are used to indicate the revision of the device.

Legend: R = readable, P = programmable, U = unimplemented, read as '0',

⁻ n = value when device is unprogrammed, u = unchanged.

3.2 Embedding Configuration Word Information in the HEX File

To allow portability of code, a PIC18CXXX programmer is required to read the configuration word locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, all configuration word information must be included. An option to not include the configuration word information may be provided. When embedding configuration word information in the HEX file, it should be to address FE00h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.3 Checksum Computation

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

Table 3-5 describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently, depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

Note:

The checksum computations are shown only for devices with on-chip EPROM (i.e., PIC18CXX2 and PIC18CXX8 devices). Because PIC18C601/801 devices do not have on-chip EPROM, no formulas are shown for them. The decision to implement a checksum for these devices, as well as the details of the checksum scheme, are left to the discretion of the user.

TABLE 3-5: CHECKSUM COMPUTATION

Device	Code Protect	Checksum	Blank Value	0xAA at 0 and Max Address
Disabled PIC18C242		SUM[0x0000:0x3FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01	0xC146	0xC09C
110100242	Enabled	CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01 + SUM_ID	0x005E	0x0068
PIC18C252	Disabled	SUM[0x0000:0x7FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01	0x8146	0x809C
F10100232	Enabled	CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01 + SUM_ID	0x005A	0x0064
Disabled		SUM[0x0000:0x3FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01+ CONFIG4L & 0x01	0xC146	0xC09C
F10100442	Enabled	CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01 + SUM_ID	0x005E	0x0068
PIC18C452	Disabled	SUM[0x0000:0x7FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01	0x8146	0x809C
PIC 10C432	Enabled	CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0xF + CONFIG2H & 0x0F + CONFIG3H & 0x01 + CONFIG4L & 0x01 + SUM_ID	0x005A	0x0064
PIC18C658	Disabled	SUM[0x0000: 0x7FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG4L & 0x01	0x8145	0x809B
Enabled		CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG4L & 0x01 + SUM_ID	0x0058	0x0062
PIC18C858	Disabled	SUM[0x0000: 0x7FFF] + CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG4L & 0x01	0x8145	0x809B
1 10 100000	Enabled	CONFIG1L & 0xFF + CONFIG1H & 0x27 + CONFIG2L & 0x0F + CONFIG2H & 0x0F + CONFIG4L & 0x01 + SUM_ID	0x0058	0x0062

Legend: <u>Item</u> <u>Description</u>

CFGW = Configuration Word

SUM[a:b] = Sum of locations a to b inclusive

SUM_ID = Byte-wise sum of lower four bits of all customer ID locations

+ = Addition & = Bitwise AND

4.0 AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: -40°C ≤ TA ≤ +40°C, unless otherwise stated (25°C is recommended)

Operating Voltage: $4.75V \le VDD \le 5.25V$, unless otherwise stated

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	VIHH	Programming Voltage on VPP/MC	CLR pin	12.75		13.25	V	_
	IPP	Programming current on MCLR	18CXX2/XX8	_	25	50	mA	_
		pin	18C601/801	_	.5	1	mA	_
P1	TSER	Serial setup time		20	_	_	ns	_
P2	Tsclk	Serial clock period		100	_	_	ns	_
P3	TSET1	Input Data Setup Time to serial c	15	_	_	ns	_	
P4	THLD1	Input Data Hold Time from serial	15	_	_	ns	_	
P5	TDLY1	Delay between last clock ↓ to first next command	t clock ↑ of	20	_	_	ns	_
P6	TDLY2	Delay between last clock ↓ of corfirst clock ↑ of read of data word	nmand byte to	20	_	_	ns	_
P8	TDLY4	Data input not driven to next cloc	k input	1	_	_	ns	_
P9	TDLY5	RB6 high time (minimum	18CXX2/XX8	100	_	_	μS	_
		programming time) 18C601/8		1	_	_	ms	_
P10	TDLY6	RB6 low time after programming	18CXX2/XX8	100	_		ns	
		(high voltage discharge time)	18C601/801	5		_	μS	
P14	TVALID	Data out valid from SCLK ↑		10	_	_	ns	_

[†] Data in "Typ" column is at 5V, 25°C, unless otherwise stated.



PIC16F8X

EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F83
- PIC16CR83
- PIC16F84
- PIC16CR84
- PIC16F84A

1.0 PROGRAMMING THE PIC16F8X

The PIC16F8X devices are programmed using a serial method. The Serial mode will allow these devices to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to only the above devices in all packages.

1.1 Hardware Requirements

The PIC16F8X devices require one programmable power supply for VDD (4.5V to 5.5V) and a VPP of 12V to 14V. Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Mode

The Programming mode for the PIC16F8X devices allows programming of user program memory, data memory, special locations used for ID, and the configuration word. On PIC16CR8X devices, only data EEPROM and CDP can be programmed.

Pin Diagram




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F8X

Pin Name	During Programming						
Pin Name	Function	Pin Type	Pin Description				
RB6	CLOCK	I	Clock Input				
RB7	DATA	I/O	Data Input/Output				
MCLR	VTEST MODE	P ⁽¹⁾	Program Mode Select				
VDD	VDD	Р	Power Supply				
Vss	Vss	Р	Ground				

Legend: I = Input, O = Output, P = Power

Note 1: In the PIC16F8X, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map


The user memory space extends from 0000h to 1FFFh (8 Kbytes), of which 1 Kbyte (0000h - 03FFh) is physically implemented. In actual implementation, the on-chip user program memory is accessed by the lower 10 bits of the PC, with the upper 3 bits of the PC ignored. Therefore, if the PC is greater than 03FFh, it will wrap around and address a location within the physically implemented memory (see Figure 2-1).

In Programming mode, the program memory space extends from 0000h to 3FFFh, with the first half (0000h-1FFFh) being user program memory and the

second half (2000h-3FFFh) being configuration memory. The PC will increment from 0000h to 1FFFh and wrap to 0000h, or 2000h to 3FFFh and wrap around to 2000h (not to 0000h). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode, as described in Section 2.3.

In the configuration memory space, 2000h-200Fh are physically implemented. However, only locations 2000h through 2007h are available. Other locations are reserved. Locations beyond 2000Fh will physically access user memory (see Figure 2-1).

FIGURE 2-1: PROGRAM MEMORY MAPPING



2.2 ID Locations

A user may store identification information (ID) in four ID locations, mapped in addresses 2000h through 2003h. It is recommended that the user use only the four Least Significant bits of each ID location. The ID locations read out in an unscrambled fashion after code protection is enabled. It is recommended that ID location is written as "11 1111 1000 bbbb", where "bbbb" is ID information.

2.3 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising MCLR pin from VIL to VIHH (high voltage). Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. RB6 and RB7 are Schmitt Trigger inputs in this mode.

Note:

Do <u>not allow</u> excess time when transitioning MCLR between VIL and VIHH; this can cause spurious program executions to occur. The maximum transition time is

1Tcy + Tpwrt (if enabled) + 1024 Tosc (for LP, HS and XT modes only)

where TCY is the Instruction Cycle Time, TPWRT is the Power-up Timer Period, and Tosc is the Oscillator Period (all values in μs or ns).

For specific values, refer to the Electrical Characteristics section of the Device Data Sheet for the particular device.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means that all I/O are in the RESET state (high impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the "begin programming command" followed by "read data command" to verify and then, increment the address.

2.3.1 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the Least Significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications in Table 5-1), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb firet

Therefore, during a read operation, the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μs is required between a command and a data word (or another command).

The available commands (Load Configuration and Load Data for Program Memory) are discussed in the following sections.

2.3.1.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 2000h. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR below VIL.

2.3.1.2 Load Data for Program Memory


After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 5-1.

TABLE 2-1: COMMAND MAPPING FOR PIC16F83/CR83/F84/CR84


Command		Ma	pping (N	1Sb L	Sb)		Data
Load Configuration	0	0	0	0	0	0	0, data (14), 0
Load Data for Program Memory	0	0	0	0	1	0	0, data (14), 0
Read Data from Program Memory	0	0	0	1	0	0	0, data (14), 0
Increment Address	0	0	0	1	1	0	
Begin Erase Programming Cycle	0	0	1	0	0	0	
Load Data for Data Memory	0	0	0	0	1	1	0, data (14), 0
Read Data from Data Memory	0	0	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	0	0	1	0	0	1	
Bulk Erase Data Memory	0	0	1	0	1	1	

TABLE 2-2: COMMAND MAPPING FOR PIC16F84A

Command		Mapping (MSb LSb)			Data		
Load Configuration	Х	Х	0	0	0	0	0, data (14), 0
Load Data for Program Memory	X	X	0	0	1	0	0, data (14), 0
Read Data from Program Memory	X	X	0	1	0	0	0, data (14), 0
Increment Address	X	X	0	1	1	0	
Begin Erase Programming Cycle	0	0	1	0	0	0	
Begin Programming Only Cycle	0	1	1	0	0	0	
Load Data for Data Memory	X	X	0	0	1	1	0, data (14), 0
Read Data from Data Memory	X	X	0	1	0	1	0, data (14), 0
Bulk Erase Program Memory	X	X	1	0	0	1	
Bulk Erase Data Memory	X	X	1	0	1	1	



© 2003 Microchip Technology Inc.



DS30262E-page 3-152

2.3.1.3 Load Data for Data Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus, only the first 8-bits of data after the START bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles, in order to allow the internal circuitry to reset properly. The data memory contains 64 words. Only the lower 8 bits of the PC are decoded by the data memory, and therefore, if the PC is greater than 0x3F, it will wrap around and address a location within the physically implemented memory.

2.3.1.4 Read Data from Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 5-2.

2.3.1.5 Read Data from Data Memory

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8-bits wide, and therefore, only the first 8 bits that are output are actual data.

2.3.1.6 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 5-3.

2.3.1.7 Begin Erase/Program Cycle

A load command must be given before every begin programming command. Programming of the appropriate memory (configuration memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.3.1.8 Begin Programming

This command is available only on the PIC16F84A. A load command must be given before every begin programming command. Programming of the appropriate memory (configuration memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

2.3.1.9 Bulk Erase Program Memory

After this command is performed, the next program command will erase the entire program memory.

To perform a bulk erase of the program memory, the following sequence must be performed.

For PIC16F84A, perform the following commands:

- 1. Do a "Load Data All '1's" command
- 2. Do a "Bulk Erase User Memory" command
- 3. Do a "Begin Programming" command
- 4. Wait 10 ms to complete bulk erase

If the address is pointing to the configuration memory (2000h - 200Fh), then both the user memory and the configuration memory will be erased. The configuration word will not be erased, even if the address is pointing to location 2007h.

For PIC16CR83/CR84 and PIC16F84, perform the following commands:

- 1. Issue Command 2 (write program memory)
- 2. Send out 3FFFH data
- 3. Issue Command 1 (toggle select even rows)
- 4. Issue Command 7 (toggle select even rows)
- 5. Issue Command 8 (begin programming)
- 6. Delay 10 ms
- 7. Issue Command 1 (toggle select even rows)
- 8. Issue Command 7 (toggle select even rows)

Note: If the device is code protected (PIC16F84A), the BULK ERASE command will not work.

2.3.1.10 Bulk Erase Data Memory

To perform a bulk erase of the data memory, the following sequence must be performed.

For PIC16F84A, perform the following commands:

- 1. Do a "Load Data All '1's" command
- 2. Do a "Bulk Erase Data Memory" command
- 3. Do a "Begin Programming" command
- 4. Wait 10 ms to complete bulk erase

For PIC16CR83/CR84 and PIC16F84, perform the data memory:

- 5. Send out 3FFFH data
- Issue Command 1 (toggle select even rows)
- 7. Issue Command 7 (toggle select even rows)
- 8. Issue Command 8 (begin data)
- 9. Delay 10 ms
- 10. Issue Command 1 (toggle select even rows)
- 11. Issue Command 7 (toggle select even rows)

Note: All BULK ERASE operations must take place at 4.5 to 5.5 VDD range.

2.4 Programming Algorithm Requires Variable VDD

The PIC16F8X devices use an intelligent algorithm. The algorithm calls for program verification at VDDMIN, as well as VDDMAX. Verification at VDDMIN ensures good "erase margin". Verification at VDDMAX ensures good "program margin".

The actual programming must be done with VDD in the VDDP range (see Table 5-1):

VDDP = Vcc range required during programming

VDDMIN = minimum operating VDD spec for the part

VDDMAX = maximum operating VDD spec for the part

Programmers must verify the PIC16F8X devices at their specified VDDMAX and VDDMIN levels. Since Microchip may introduce future versions of the PIC16F8X devices with a broader VDD range, it is best that these levels are user selectable (defaults are acceptable).

Note: Any programmer not meeting these requirements may only be classified as "prototype" or "development" programmer, but not a "production" quality programmer.

3.0 CONFIGURATION WORD

Most of the PIC16F8X devices have five configuration bits. These bits can be set (reads '0'), or left unchanged (reads '1') to select various device configurations. Their usage in the Device Configuration Word is shown in Register 3-1.

3.1 Device ID Word

The device ID word for the PIC16F84A device is located at 2006h. Older devices do not have device ID.

TABLE 3-1: DEVICE ID WORD

Device	Device ID Value						
Device	Dev	Rev					
PIC16F84A	00 0101 011	X XXXX					

REGISTER 3-1: CONFIGURATION WORD: PIC16F83/84/84A, PIC16CR83/84

For PIC16F83/84/84A:

CP	CP	CP	CP	CP	СР	СР	СР	СР	СР	PWTREN	WDTEN	FOSC1	FOSC0
FOR F	PIC16CI	R83/84	:										
СР	СР	СР	СР	СР	СР	DP	СР	СР	СР	PWTREN	WDTEN	FOSC1	FOSC0
 										•			

bit13 bit0

bit 13-8, **CP:** Code Protection bits⁽¹⁾ bit 6-4 1 = Code protection off

0 = Code protection on

bit 7 <u>For PIC16F83/84/84A:</u>

CP: Code Protection bits⁽¹⁾
1 = Code protection off
0 = Code protection on
For PIC16CR83/84:

DP: Data Memory Code Protection bit

1 = Code protection off

0 = Data memory is code protected

bit 3 **PWTREN**: Power-up Timer Enable bit

1 = PWRT disabled0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: All of the CP bits have to be given the same value to enable the code protection scheme listed.

4.0 CODE PROTECTION

For PIC16F8X devices, once code protection is enabled, all program data memory locations read all 'o's. The ID locations and the configuration word read out in an unscrambled fashion. Further programming is disabled for the entire program memory as well as data memory. It is possible to program the ID locations and the configuration word.

For PIC16CR8X devices, once code protection is enabled, all program memory locations read all '0's; data memory locations read all '1's.

A description of the code protection schemes for the various PIC16F8X devices is provided on page 157. For each device, the bit configuration for the device configuration word to enable code protection is provided. This is followed with a comparison of read and write operations for selected memory spaces in both protected and unprotected modes.

4.1 Disabling Code Protection

It is recommended that the following procedure be performed before any other programming is attempted. It is also possible to turn code protection off (code protect bit = '1') using this procedure; however, all data within the program memory and the data memory will be erased when this procedure is executed, and thus, the security of the data or code is not compromised.

Procedure to disable code protect:

- Execute load configuration (with a '1' in bits 4-13, code protect)
- Increment to configuration word location (2007h)
- 3. Execute command (000001)
- 4. Execute command (000111)
- 5. Execute 'Begin Programming' (001000)
- 6. Wait 10 ms
- 7. Execute command (000001)
- 8. Execute command (000111)

4.2 Embedding Configuration Word and ID Information in the HEX File

Note:

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided. Specifically for the PIC16F8X, the EEPROM data memory should also be embedded in the HEX file (see Section 5.1). Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

Device: PIC16F83

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (2007h)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
All memory	Read All '0's, Write Disabled	Read Unscrambled, Write Enabled		
ID Locations [2000h : 2003h]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		

Device: PIC16CR83

To code protect: 0000000000XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (2007h)	Read Unscrambled	Read Unscrambled
All memory	Read All '0's for Program Memory, Read All '1's for Data Memory - Write Disabled	Read Unscrambled, Data Memory - Write Enabled
ID Locations [2000h : 2003h]	Read Unscrambled	Read Unscrambled

Device: PIC16CR84

To code protect: 00000000000XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode
Configuration Word (2007h)	Read Unscrambled	Read Unscrambled
All memory	Read All '0's for Program Memory, Read All '1's for Data Memory - Write Disabled	Read Unscrambled, Data Memory - Write Enabled
ID Locations [2000h : 2003h]	Read Unscrambled	Read Unscrambled

Device: PIC16F84

To code protect: 00000000000XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode		
Configuration Word (2007h)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		
All memory	Read All '0's, Write Disabled	Read Unscrambled, Write Enabled		
ID Locations [2000h : 2003h]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled		

Device: PIC16F84A

To code protect: 00000000000XXXX

Program Memory Segment	R/W in Protected Mode	R/W in Unprotected Mode			
Configuration Word (2007h)	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			
All memory	Read All '0's, Write Disabled	Read Unscrambled, Write Enabled			
ID Locations [2000h : 2003h]	Read Unscrambled, Write Enabled	Read Unscrambled, Write Enabled			

Legend: x = Don't care

4.3 Checksum Computation

4.3.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F8X memory locations and adding up the opcodes, up to the maximum user addressable location, e.g., 1FFh for the PIC16F83. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F8X devices is shown in Table 4-1.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- · Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 4-1: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	25E6h at 0 and Max Address
PIC16F83	OFF	SUM[000h:1FFh] + CFGW & 3FFFh	3DFFh	09CDh
	ON	CFGW & 3FFFh + SUM_ID	3E0Eh	09DCh
PIC16CR83	OFF	SUM[000h:1FFh] + CFGW & 3FFFh	3DFFh	09CDh
	ON	CFGW & 3FFFh + SUM_ID	3E0Eh	09DCh
PIC16F84	OFF	SUM[000h:3FFh] + CFGW & 3FFFh	3BFFh	07CDh
	ON	CFGW & 3FFFh + SUM_ID	3C0Eh	07DCh
PIC16CR84	OFF	SUM[000h:3FFh] + CFGW & 3FFFh	3BFFh	07CDh
	ON	CFGW & 3FFFh + SUM_ID	3C0Eh	07DCh
PIC16F84A	OFF	SUM[000h:3FFh] + CFGW & 3FFFh	3BFFh	07CDh
	ON	CFGW & 3FFFh + SUM_ID	3C0Eh	07DCh

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example, ID0 =01h, ID1 = 02h, ID3 = 03h, ID4 = 04h, then SUM ID = 1234h.

*Checksum = [Sum of all the individual expressions] MODULO [FFFFh]

+ = Addition & = Bitwise AND

5.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

5.1 Embedding Data EEPROM Contents in HEX File

The programmer should be able to read data EEPROM information from a HEX file and conversely (as an option), write data EEPROM contents to a HEX file, along with program memory information and fuse information.

The 64 data memory locations are logically mapped, starting at address 2100h. The format for data memory storage is one data byte per address location, LSB aligned.

TABLE 5-1: AC/DC CHARACTERISTICS
TIMING REQUIREMENTS FOR PROGRAM/VERIFY TEST MODE

Standard Operating Conditions

Operating Temperature: +10°C ≤ TA ≤ +40°C, unless otherwise stated, (25°C is recommended)

Operating Voltage: $4.5V \le VDD \le 5.5V$, unless otherwise stated

Parameter No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions/Comme nts
	VDDP	Supply voltage during programming	4.5	5.0	5.5	V	
	VDDV	Supply voltage during verify	VDDMIN		VDDMAX	V	(Note 1)
	VIHH	High voltage on MCLR for Test mode entry	12		14.0	V	(Note 2)
	IDDP	Supply current (from VDD) during program/verify			50	mA	
	Інн	Supply current from VIHH (on $\overline{\text{MCLR}}$)			200	μΑ	
	VIH1	(RB6, RB7) input high level	0.8 VDD			V	Schmitt Trigger input
	VIL1	(RB6, RB7) input low level MCLR (Test mode selection)	0.2 VDD			V	Schmitt Trigger input
P1	Tvhhr	MCLR rise time (VIL to VIHH) for Test mode entry			8.0	μS	
P2	Tset0	RB6, RB7 setup time (before pattern setup time)	100			ns	
P3	Tset1	Data in setup time before clock ↓	100			ns	
P4	Thld1	Data in hold time after clock ↓	100			ns	
P5	Tdly1	Data input not driven to next clock input (delay required between command/data or command/command)	1.0			μS	
P6	Tdly2	Delay between clock ↓ to clock ↑ of next command or data	1.0			μS	
P7	Tdly3	Clock to data out valid (during read data)	80			ns	
P8	Thld0	RB<7:6> hold time after MCLR ↑	100			ns	
_	_	Erase cycle time	_	_	4	ms	PIC16F84A only
_		Program cycle time	_		4	ms	PIC16F84A only
		Erase and program time			8 20	ms ms	PIC16F84A only All other devices

Note 1: Program must be verified at the minimum and maximum VDD limits for the part.

2: VIHH must be greater than VDD + 4.5V to stay in Programming/Verify mode.

FIGURE 5-1: LOAD DATA COMMAND (PROGRAM/VERIFY)




FIGURE 5-2: READ DATA COMMAND (PROGRAM/VERIFY)





FIGURE 5-3: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)





PIC16F62X

PIC16F62X EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F627
- PIC16F628
- PIC16LF627
- PIC16LF628

Note: All references to PIC16F62X also apply to PIC16LF62X.

1.0 PROGRAMMING THE PIC16F62X

The PIC16F62X is programmed using a serial method. The Serial mode will allow the PIC16F62X to be programmed while in the users system. This allows for increased design flexibility. This programming specification applies to PIC16F62X devices in all packages.

PIC16F62X devices may be programmed using a single +5 volt supply (Low Voltage Programming mode).

1.1 Hardware Requirements

The PIC16F62X requires one programmable power supply for VDD (4.5V to 5.5V) and a VPP of 12V to 14V, or VPP of 4.5V to 5.5V, when using low voltage. Both supplies should have a minimum resolution of 0.25V.

1.2 Programming Algorithm Requires Variable VDD

The PIC16F62X uses an intelligent algorithm. The algorithm calls for program verification at VDDMIN as well as VDDMAX. Verification at VDDMIN ensures good "erase margin". Verification at VDDMAX ensures good "program margin".

The actual programming must be done with VDD in the VDDP range.

VDDP = VCC range required during programming.

VDDMIN = minimum operating VDD spec for the part.

VDDMAX = maximum operating VDD spec for the part.

Programmers must verify the PIC16F62X is at its specified VDDMAX and VDDMIN levels. Since Microchip may introduce future versions of the PIC16F62X with a broader VDD range, it is best that these levels are user selectable (defaults are ok).

Note: Any programmer not meeting these requirements may only be classified as a "prototype" or "development" programmer, not a "production" quality programmer.

1.3 Programming Mode

The Programming mode for the PIC16F62X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

Pin Diagram




TABLE 1-1: PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F62X

Pin Name	During Programming								
	Function	Pin Type	Pin Description						
RB4	PGM	I	Low Voltage Programming input if configuration bit equals 1						
RB6	CLOCK	I	Clock input						
RB7	DATA	I/O	Data input/output						
MCLR	Programming Mode	P*	Program Mode Select						
VDD	Vdd	Р	Power Supply						
Vss	Vss	Р	Ground						

Legend: I = Input, O = Output, P = Power

* In the PIC16F62X, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM DETAILS

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF. In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode as described in Section 2.3.


In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory (See Figure 2-1).

2.2 User ID Locations

A User may store identification information (ID) in four User ID locations. The User ID locations are mapped in [0x2000: 0x2003]. These locations read out normally, even after the code protection is enabled.

- **Note 1:** All other locations in PICmicro® MCU configuration memory are reserved and should not be programmed.
 - 2: Only the low order 4 bits of the User ID locations may be included in the device checksum. See Section 3.1 for checksum calculation details.

FIGURE 2-1: PROGRAM MEMORY MAPPING



2.3 Program/Verify Mode

The programming module operates on simple command sequences entered in serial fashion with the data being latched on the failing edge of the clock pulse. The sequences are entered serially, via the clock and data lines, which are Schmitt Trigger in this mode. The general form for all command sequences consists of a 6-bit command and conditionally a 16-bit data word. Both command and data word are clocked LSb first.

The signal on the data pin is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (read and load), require a minimum delay of Tdly1 between the command and the data.

The 6-bit command sequences are shown in Table 2-1.

TABLE 2-1: COMMAND MAPPING FOR PIC16F627/PIC16F628


Command		Мар	ping (N	Data			
Load Configuration	Х	Χ	0	0	0	0	0, data (14), 0
Load Data for Program Memory	Χ	X	0	0	1	0	0, data (14), 0
Load Data for Data Memory	Χ	X	0	0	1	1	0, data (8), zero (6), 0
Increment Address	Χ	X	0	1	1	0	
Read Data from Program Memory	Χ	X	0	1	0	0	0, data (14), 0
Read Data from Data Memory	Χ	X	0	1	0	1	0, data (8), zero (6), 0
Begin Erase/Programming Cycle	0	0	1	0	0	0	
Begin Programming Only Cycle	0	1	1	0	0	0	
Bulk Erase Program Memory	Х	X	1	0	0	1	
Bulk Erase Data Memory	X	X	1	0	1	1	
Bulk Erase Setup 1		0	0	0	0	1	
Bulk Erase Setup 2	0	0	0	1	1	1	

The optional 16-bit data word will either be an input to, or an output from the PICmicro[®] MCU, depending on the command. Load Data commands will be input, and Read Data commands will be output. The 16-bit data word only contains 14 bits of data to conform to the 14-bit program memory word. The 14 bits are centered within the 16-bit word, padded with a leading and trailing zero.

Program/Verify mode may be entered via one of two methods. High voltage Program/Verify is entered by holding clock and data pins low while raising VPP first, then VDD, as shown in Figure 2-2. Low voltage Program/Verify mode is entered by raising VDD, then MCLR and PGM, as shown in Figure 2-3. The PC will be set to '0' upon entering into Program/Verify mode. The PC can be changed by the execution of either an increment PC command, or a Load Configuration command, which sets the PC to 0x2000.


All other logic is held in the RESET state while in Program/Verify mode. This means that all I/O are in the RESET state (high impedance inputs).

FIGURE 2-2: ENTERING HIGH VOLTAGE PROGRAM/ VERIFY MODE



Note: PGM should be held low to prevent inadvertent entry into LVP mode.

FIGURE 2-3: ENTERING LOW VOLTAGE PROGRAM/ VERIFY MODE




Note: If the device is in LVP mode, raising VPP to VIHH does not override LVP mode.

PIC16F62X

2.3.1 LOAD DATA FOR PROGRAM MEMORY

Load data for program memory receives a 14-bit word, and readies it to be programmed at the PC location. See Figure 2-4 for timing details.


FIGURE 2-4: LOAD DATA COMMAND FOR PROGRAM MEMORY



2.3.2 LOAD DATA FOR DATA MEMORY

Load data for data memory receives an 8-bit byte, and readies it to be programmed into data memory at location specified by the lower 7 bits of the PC. Though the data byte is only 8-bits wide, all 16 clock cycles are required to allow the programming module to reset properly.


FIGURE 2-5: LOAD DATA COMMAND FOR DATA MEMORY



2.3.3 LOAD DATA FOR CONFIGURATION MEMORY

The load configuration command advances the PC to the start of configuration memory (0x2000-0x200F). Once it is set to the configuration region, only exiting and re-entering Program/Verify mode will reset PC to the user memory space (see Figure 2-6).

FIGURE 2-6: LOAD CONFIGURATION




2.3.4 BEGIN PROGRAMMING ONLY CYCLE

Begin Programming Only Cycle programs the previously loaded word into the appropriate memory (User Program, Data or Configuration memory). A Load command must be given before every Programming command. Programming begins after this command is received and decoded. An internal timing mechanism executes the write. The user must allow for program cycle time before issuing the next command. No "End Programming" command is required.

This command is similar to the Erase/Program command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.


FIGURE 2-7: BEGIN PROGRAMMING ONLY CYCLE



2.3.5 BEGIN ERASE/PROGRAMMING CYCLE

Begin Erase/Programming Cycle erases the word address specified by the PC, and programs the previously loaded word into the appropriate memory (User Program, Data or Configuration memory). A Load command must be given before every Programming command. Erasing and programming begins after this command is received and decoded. An internal timing mechanism executes an erase before the write. The user must allow for both erase and program cycle time before issuing the next command. No "End Programming" command is required.


FIGURE 2-8: BEGIN ERASE/PROGRAMMING CYCLE



2.3.6 INCREMENT ADDRESS

The PC is incremented when this command is received. See Figure 2-9.


FIGURE 2-9: INCREMENT ADDRESS COMMAND (PROGRAM/VERIFY)



2.3.7 READ DATA FROM PROGRAM MEMORY

Read data from program memory reads the word addressed by the PC and transmits it on the data pin during the data phase of the command. This command will report words from either user or configuration memory, depending on the PC setting. The data pin will go into Output mode on the second rising clock edge and revert back to input moved (hi-impedance) after the 16th rising edge.


FIGURE 2-10: READ DATA FROM PROGRAM MEMORY



2.3.8 READ DATA FROM DATA MEMORY

Read data from data memory reads the byte in data memory addressed by the low order 7 bits of PC and transmits it on the data pin during the data phase of the command. The data pin will go into Output mode on the second rising clock edge, and revert back to input moved (hi-impedance) after the 16th rising edge. As only 8 bits are transmitted, the last 8 bits are zero padded.

FIGURE 2-11: READ DATA FROM DATA MEMORY



2.3.9 BULK ERASE SETUP 1 AND BULK ERASE SETUP 2

These commands are used in conjunction to reset the configuration word. See Section 3.3 for details on how to reset the configuration word.

FIGURE 2-12: BULK ERASE SETUP 1





FIGURE 2-13: BULK ERASE SETUP 2



3.0 COMMON PROGRAMMING TASKS

These programming commands may be combined in several ways, in order to accomplish different programming goals.

3.1 Bulk Erase Program Memory

If the device is not code protected, the program memory can be erased with the Bulk Erase Program Memory command. See Section 3.4 for removing code protection if it is set.

Note: All bulk erase operations must take place with VDD between 4.5-5.5V.


To perform a bulk erase of the program memory, the following sequence must be performed:

- 1. Execute a Load Data for Program Memory with the data word set to all '1's (0x3FFF).
- Execute a Bulk Erase Program Memory command.
- 3. Execute a Begin Programming command.
- 4. Wait Tera for the erase cycle to complete.

If the address is pointing to the ID/configuration word memory (0x2000-0x200F), then both ID locations and program memory will be erased. However, the configuration word will not be cleared by this method.

Note: If the device is code protected, the Bulk Erase command will not work.

FIGURE 3-1: BULK ERASE PROGRAM MEMORY



3.2 Bulk Erase Data Memory

If the device is not data protected, the program memory can be erased with the Bulk Erase Data Memory command. See Section 3.3 for removing code protection, if it is not set.


Note: All bulk erase operations must take place with VDD between 4.5-5.5V

To perform a bulk erase of the data memory, the following sequence must be performed:

- Execute a Load Data for Data Memory with the data word set to all '1's (0x3FFF).
- 2. Execute a Bulk Erase Data Memory command.
- 3. Execute a Begin Programming command.
- 4. Wait Tera for the erase cycle to complete.

Note: If the device is code protected, the Bulk Erase command will not work.

FIGURE 3-2: BULK ERASE DATA MEMORY COMMAND




3.3 Disabling Code Protection


Once the device has been code protected, the code protected regions of program memory read out as zeros and the device may no longer be written until the following process has been completed. The Bulk Erase commands will not erase the device. Instead, the following procedure, to reset the code protection bits, must be used. Resetting the Code Protection bits will also erase Program, Data and Configuration memory, thus maintaining security of the code and data.

- Execute a Load Configuration command (data word 0x0000) to set PC to 0x2000.
- 2. Execute Increment Address command 7 times to advance PC to 0x2007.
- 3. Execute Bulk Erase Setup 1 command.
- 4. Execute Bulk Erase Setup 2 command.
- 5. Execute Begin Erase Programming command.
- 6. Wait Tera + Tprog.
- 7. Execute Bulk Erase Setup 1 command.
- 8. Execute Bulk Erase Setup 2 command.

3.4 Programming Program Memory


FIGURE 3-3: PROGRAM FLOW CHART - PIC16F62X PROGRAM MEMORY






3.5 Program Data Memory

FIGURE 3-5: PROGRAM FLOW CHART - PIC16F62X DATA MEMORY



3.6 Programming Range of Program Memory

FIGURE 3-6: PROGRAM FLOW CHART - PIC16F62X PROGRAM MEMORY



3.7 Configuration Word

The PIC16F62X has several configuration bits. These bits can be set (reads '0'), or left unchanged (reads '1'), to select various device configurations.

3.8 Device ID Word

The device ID word for the PIC16F62X is hard coded at 2006h.

TABLE 3-1: DEVICE ID VALUES

Device	Device ID Value							
Device	Dev	Rev						
PIC16F627	00 0111 101	x xxxx						
PIC16F628	00 0111 110	x xxxx						

REGISTER 3-1: CONFIGURATION WORD FOR PIC16F627/628 (ADDRESS: 2007h)

CP1	CP0	CP1	CP0	-	CPD	LVP	BOREN	MCLRE	FOSC2	PWRTEN	WDTEN	F0SC1	F0SC0	ĺ
bit 13													bit 0	

bit 13-10 CP1:CP0: Code Protection bits (2)

Code protection for 2K program memory

- 11 = Program memory code protection off
- 10 = 0400h-07FFh code protected
- 01 = 0200h-07FFh code protected
- 00 = 0000h-07FFh code protected

Code protection for 1K program memory

- 11 = Program memory code protection off
- 10 = Program memory code protection off
- 01 = 0200h-03FFh code protected
- 00 = 0000h-03FFh code protected
- bit 9 Unimplemented: Read as '1'
- bit 8 **CPD**: Data Code Protection bit ⁽³⁾
 - 1 = Data memory code protection off
 - 0 = Data memory code protected
- bit 7 LVP: Low Voltage Programming Enable bit
 - 1 = RB4/PGM pin has PGM function, Low Voltage Programming enabled
 - 0 = RB4/PGM is digital input, HV on MCLR must be used for programming
- bit 6 **BODEN**: Brown-out Detect Reset Enable bit ⁽¹⁾
 - 1 = BOD Reset enabled
 - 0 = BOD Reset disabled
- bit 5 MCLRE: RA5/MCLR Pin Function Select bit
 - 1 = $RA5/\overline{MCLR}$ pin function is \overline{MCLR}
 - 0 = RA5/MCLR pin function is digital input, MCLR internally tied to VDD
- bit 3 **PWRTEN**: Power-up Timer Enable bit ⁽¹⁾
 - 1 = PWRT disabled
 - 0 = PWRT enabled
- bit 2 WDTEN: Watchdog Timer Enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled
- bit 4, 1-0 FOSC2:FOSC0: Oscillator Selection bits (4)
 - 111 = ER oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN
 - 110 = ER oscillator: I/O function on RA6/OSC2/CLKOUT pin, Resistor on RA7/OSC1/CLKIN
 - 101 = INTRC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
 - 100 = INTRC oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
 - 011 = EXTCLK: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN
 - 010 = HS oscillator: High speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
 - 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
 - 000 = LP oscillator: Low power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
 - Note 1: Enabling Brown-out Detect Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTEN. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.
 - 2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed. The entire program EEPROM will be erased if the code protection is reset.
 - The entire data EEPROM will be erased when the code protection is turned off. The calibration memory is not erased.
 - 4: When MCLR is asserted in INTRC or ER mode, the internal clock oscillator is disabled.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

3.9 Embedding Configuration Word and ID Information in the HEX File

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F62X, the EEPROM data memory should also be embedded in the HEX file (see Section 4.1).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.10 Checksum Computation

3.10.1 CHECKSUM

Checksum is calculated by reading the contents of the PIC16F62X memory locations and adding up the opcodes up to the maximum user addressable location (e.g., 0x7FF for the PIC16F628). Any carry bits, exceeding 16 bits, are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F62X devices is shown in Table 3-2.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum, by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note: Some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 3-2: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and Max Address
PIC16F627	OFF	SUM[0x0000:0x3FFF] + CFGW & 0x3DFF	0x39FF	0x05CD
	0x200 : 0x3FF	SUM[0x0000:0x01FF] + CFGW & 0x3DFF + SUM_ID	0x4DFE	0xFFB3
	ALL	CFGW & 0x3DFF + SUM_ID	0x3BFE	0x07CC
PIC16F628	OFF	SUM[0x0000:0x07FF] + CFGW & 0x3DFF	0x35FF	0x01CD
	0x400 : 0x7FF	SUM[0x0000:0x03FF] + CFGW & 0x3DFF +SUM_ID	0x5BFE	0x0DB3
	0x200 : 0x7FF	SUM[0x0000:0x01FF] + CFGW & 0x3DFF + SUM_ID	0x49FE	0xFBB3
	ALL	CFGW & 0x3DFF + SUM_ID	0x37FE	0x03CC

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM ID = 0x1234

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition

& = Bitwise AND

© 2003 Microchip Technology Inc. Preliminary DS30034D-page 3-179

4.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

4.1 Embedding Data EEPROM Contents in HEX File

The programmer should be able to read data EEPROM information from a HEX file, and conversely (as an option) write data EEPROM contents to a HEX file, along with program memory information and fuse information.

The 128 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.

TABLE 4-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC Characteristics	Operating	Standard Operating Conditions (unless otherwise stated) Operating Temperature: $0^{\circ}C \le TA \le +70^{\circ}C$ Operating Voltage: $4.5V \le VDD \le 5.5V$							
Characteristics	Sym	Min	Тур	Max	Units	Conditions/Comments			
General									
VDD level for word operations, program memory	VDD	2.0		5.5	V				
VDD level for word operations, data memory	VDD	2.0		5.5	V				
VDD level for bulk erase/write operations, program and data memory	VDD	4.5		5.5	V				
High voltage on MCLR and RA4/T0CKI for Programming mode entry	VIHH	VDD + 3.5		13.5	V				
MCLR rise time (Vss to VIHH) for Programming mode entry	TVHHR			1.0	μS				
Hold time after VPP↑	Tppdp	5			μS				
(CLOCK, DATA) input high level	VIH1	0.8 VDD			V	Schmitt Trigger input			
(CLOCK, DATA) input low level	VIL1			0.2 VDD	V	Schmitt Trigger input			
CLOCK, DATA setup time before MCLR↑	Tset0	100			ns				
CLOCK, DATA hold time after MCLR↑	Thld0	5			μS				
Serial Program/Verify						-			
Data in setup time before clock↓	Tset1	100			ns				
Data in hold time after clock↓	Thld1	100			ns				
Data input not driven to next clock input (delay required between command/data or command/command)	Tdly1	1.0			μS				
Delay between clock↓ to clock↑ of next command or data	Tdly2	1.0			μS				
Clock↑ to data out valid (during read data)	Tdly3			80	ns				
Erase cycle time	Tera		2	5	ms				
Programming cycle time	Tprog		4	8	ms				
Time delay from program to compare (HV discharge time)	Tdis	0.5			μS				



PIC16F87X

EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F870
- PIC16F874
- PIC16F871
- PIC16F876
- PIC16F872
- PIC16F877
- PIC16F873

1.0 PROGRAMMING THE PIC16F87X

The PIC16F87X is programmed using a serial method. The Serial mode will allow the PIC16F87X to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC16F87X devices in all packages.


1.1 Programming Algorithm Requirements

The programming algorithm used depends on the operating voltage (VDD) of the PIC16F87X device. Algorithm 1 is designed for a VDD range of $2.2 \text{V} \leq \text{VDD} < 5.5 \text{V}$. Algorithm 2 is for a range of $4.5 \text{V} \leq \text{VDD} \leq 5.5 \text{V}$. Either algorithm can be used with the two available programming entry methods. The first method follows the normal Microchip Programming mode entry of applying a VPP voltage of $13 \text{V} \pm .5 \text{V}$. The second method, called Low Voltage ICSPTM or LVP for short, applies VDD to MCLR and uses the I/O pin RB3 to enter Programming mode. When RB3 is driven to VDD from ground, the PIC16F87X device enters Programming mode.

1.2 Programming Mode

The Programming mode for the PIC16F87X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

Pin Diagram



PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F87X

Pin Name	During Programming							
Pin Name	Function	Pin Type	Pin Description					
RB3	PGM	I	Low voltage ICSP programming input if LVP configuration bit equals 1					
RB6	CLOCK	I	Clock input					
RB7	DATA	I/O	Data input/output					
MCLR	VTEST MODE	P*	Program Mode Select					
VDD	VDD	Р	Power Supply					
Vss	Vss	Р	Ground					

Legend: I = Input, O = Output, P = Power

^{*} In the PIC16F87X, the programming high voltage is internally generated. To activate the Programming mode, high voltage needs to be applied to the MCLR input. Since the MCLR is used for a level source, this means that MCLR does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 User Program Memory Map

The user memory space extends from 0x0000 to 0x1FFF (8K). In Programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and re-enter Program/Verify mode, as described in Section 2.4.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory (see Figure 2-1).

2.2 Data EEPROM Memory

The EEPROM data memory space is a separate block of high endurance memory that the user accesses using a special sequence of instructions. The amount of data EEPROM memory depends on the device and is shown below in number of bytes.

Device	# of Bytes
PIC16F870	64
PIC16F871	64
PIC16F872	64
PIC16F873	128
PIC16F874	128
PIC16F876	256
PIC16F877	256

The contents of data EEPROM memory have the capability to be embedded into the HEX file.

The programmer should be able to read data EEPROM information from a HEX file and conversely (as an option), write data EEPROM contents to a HEX file, along with program memory information and configuration bit information.

The 256 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.

2.3 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four Least Significant bits of each ID location. In some devices, the ID locations read out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 5-1.

To understand the scrambling mechanism after code protection, refer to Section 4.0.

2K words 4K words 8K words 2000h **ID** Location Implemented Implemented Implemented 1FFh 3FFh 2001h **ID** Location Implemented Implemented Implemented 400h 7FFh 2002h **ID** Location Implemented Implemented 800h BFFh 2003h **ID** Location Implemented Implemented C00h FFFh 2004h Reserved Reserved Implemented 1000h 2005h Reserved Reserved Implemented 2006h Device ID Implemented 2007h Configuration Word Implemented 1FFFh Reserved Reserved Reserved 2008h 2100h Reserved Reserved Reserved 3FFFh

TABLE 2-1: PROGRAM MEMORY MAPPING

2.4 Program/Verify Mode

The Program/Verify mode is entered by holding pins RB6 and RB7 low, while raising MCLR pin from VIL to VIHH (high voltage). In this mode, the state of the RB3 pin does not effect programming. Low voltage ICSP Programming mode is entered by raising RB3 from VIL to VDD and then applying VDD to MCLR. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note: The OSC must not have 72 osc clocks while the device MCLR is between VIL and VIHH.

The sequence that enters the device into the Programming/Verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means that all I/O are in the RESET state (high impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

A device RESET will clear the PC and set the address to 0. The "increment address" command will increment the PC. The "load configuration" command will set the PC to 0x2000. The available commands are shown in Table 2-2.

2.4.1 LOW VOLTAGE ICSP PROGRAMMING MODE

Low voltage ICSP Programming mode allows a PIC16F87X device to be programmed using VDD only. However, when this mode is enabled by a configuration bit (LVP), the PIC16F87X device dedicates RB3 to control entry/exit into Programming mode.

When LVP bit is set to '1', the low voltage ICSP programming entry is enabled. Since the LVP configuration bit allows low voltage ICSP programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is '1', RB3 is dedicated to low voltage ICSP programming. Bring RB3 to VDD and then $\overline{\text{MCLR}}$ to VDD to enter programming mode. All other specifications for high voltage ICSP $^{\text{TM}}$ apply.

To disable low voltage ICSP mode, the LVP bit must be programmed to '0'. This must be done while entered with High Voltage Entry mode (LVP bit = 1). RB3 is now a general purpose I/O pin.

2.4.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock, with the Least Significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 μs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a START bit and the last cycle being a STOP bit. Data is also input and output LSb first.

Therefore, during a read operation, the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation, the LSb will be latched on the falling edge of the second cycle. A minimum 1 μs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.4.2.1 Load Configuration

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and Configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the Program/Verify Test mode by taking MCLR low (VIL).

2.4.2.2 Load Data for Program Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 6-1.

2.4.2.3 Load Data for Data Memory

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus, only the first 8-bits of data after the START bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains up to 256 bytes. If the device is code protected, the data is read as all zeros.

2.4.2.4 Read Data from Program Memory

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising clock edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 6-2.

2.4.2.5 Read Data from Data Memory

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into Output mode on the second rising edge, and it will revert back to Input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8-bits wide, and therefore, only the first 8-bits that are output are actual data.

2.4.2.6 Increment Address

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 6-3.

2.4.2.7 Begin Erase/Program Cycle

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.4.2.8 Begin Programming

Note:	The Begin Program operation must take
	place at 4.5 to 5.5 VDD range.

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

TABLE 2-2: COMMAND MAPPING FOR PIC16F87X

Command		Mapping (MSB LSB)					Data	Voltage Range
Load Configuration	Х	X	0	0	0	0	0, data (14), 0	2.2V - 5.5V
Load Data for Program Memory	X	X	0	0	1	0	0, data (14), 0	2.2V - 5.5V
Read Data from Program Memory	Χ	X	0	1	0	0	0, data (14), 0	2.2V - 5.5V
Increment Address	X	X	0	1	1	0		2.2V - 5.5V
Begin Erase Programming Cycle	0	0	1	0	0	0		2.2V - 5.5V
Begin Programming Only Cycle	0	1	1	0	0	0		4.5V - 5.5V
Load Data for Data Memory	Χ	X	0	0	1	1	0, data (14), 0	2.2V - 5.5V
Read Data from Data Memory	Х	X	0	1	0	1	0, data (14), 0	2.2V - 5.5V
Bulk Erase Setup1	0	0	0	0	0	1		4.5V - 5.5V
Bulk Erase Setup2	0	0	0	1	1	1		4.5V - 5.5V

2.5 Erasing Program and Data Memory

Depending on the state of the code protection bits, program and data memory will be erased using different procedures. The first set of procedures is used when both program and data memories are not code protected. The second set of procedures must be used when either memory is code protected. A device programmer should determine the state of the code protection bits and then apply the proper procedure to erase the desired memory.

2.5.1 ERASING NON-CODE PROTECTED PROGRAM AND DATA MEMORY

When both program and data memories are not code protected, they must be individually erased using the following procedures. The only way that both memories are erased using a single procedure is if code protection is enabled for one of the memories. These procedures do not erase the configuration word or ID locations.

Procedure to bulk erase program memory:

- Execute a Load Data for Program Memory command (000010) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8 ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

Procedure to bulk erase data memory:

- Execute a Load Data for Data Memory command (000011) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8 ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

2.5.2 ERASING CODE PROTECTED MEMORY

For the PIC16F87X devices, once code protection is enabled, all protected program and data memory locations read all '0's and further programming is disabled. The ID locations and configuration word read out unscrambled and can be reprogrammed normally. The only procedure to erase a PIC16F87X device that is code protected is shown in the following procedure. This method erases program memory, data memory, configuration bits and ID locations. Since all data within the program and data memory will be erased when this procedure is executed, the security of the data or code is not compromised.

- 1. Execute a Load Configuration command (000000) with a '1' in all locations (0x3FFF)
- Execute Increment Address command (000110) to set address to configuration word location (0x2007)
- 3. Execute a Bulk Erase Setup1 command (000001)
- 4. Execute a Bulk Erase Setup2 command (000111)
- 5. Execute a Begin Erase/Programming command (001000)
- 6. Wait 8 ms
- Execute a Bulk Erase Setup1 command (000001)
- Execute a Bulk Erase Setup2 command (000111)






FIGURE 2-1: FLOW CHART - PIC16F87X PROGRAM MEMORY (2.2V ≤ VDD < 5.5V)








FIGURE 2-4: FLOW CHART - PIC16F87X CONFIGURATION MEMORY

PIC16F87X

3.0 CONFIGURATION WORD

The PIC16F87X has several configuration bits. These bits can be set (reads '0'), or left unchanged (reads '1'), to select various device configurations.

3.1 Device ID Word

The device ID word for the PIC16F87X is located at 2006h.

TABLE 3-1: DEVICE ID VALUE

Device	Device ID Value							
Device	Dev	Rev						
PIC16F870	00 1101 000	x xxxx						
PIC16F871	00 1101 001	x xxxx						
PIC16F872	00 1000 111	x xxxx						
PIC16F873	00 1001 011	x xxxx						
PIC16F874	00 1001 001	x xxxx						
PIC16F876	00 1001 111	x xxxx						
PIC16F877	00 1001 101	x xxxx						

REGISTER 3-1: CONFIG: CONFIGURATION WORD FOR PIC16F873/874/876/877 (ADDRESS 2007h)

		•							•				
CP1	CP0	RESV	_	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1

bit 13 bit 0

bit 13-12 CP1:CP0: FLASH Program Memory Code Protection bits⁽²⁾

bit 5-4 4 K Devices:

11 = Code protection off

10 = 0F00h to 0FFFh code protected 01 = 0800h to 0FFFh code protected 00 = 0000h to 0FFFh code protected

8 K Devices:

11 = Code protection off

10 = 1F00h to 1FFFh code protected 01 = 1000h to 1FFFh code protected 00 = 0000h to 1FFFh code protected

bit 11 Reserved: Set to '1' for normal operation

bit 10 Unimplemented: Read as '1'

bit 9 WRT: FLASH Program Memory Write Enable bit

1 = Unprotected program memory may be written to by EECON control
 0 = Unprotected program memory may not be written to by EECON control

bit 8 CPD: Data EE Memory Code Protection bit

1 = Code protection off

0 = Data EE memory code protected

bit 7 LVP: Low Voltage ICSP Programming Enable bit

1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on MCLR must be used for programming

bit 6 **BODEN:** Brown-out Reset Enable bit⁽²⁾

1 = BOR enabled0 = BOR disabled

bit 3 **PWRTE**: Power-up Timer Enable bit

1 = PWRT disabled 0 = PWRT enabled

bit 2 WDTE: Watchdog Timer Enable bit

1 = WDT enabled 0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 3-2: CONFIG: CONFIGURATION WORD FOR PIC16F870/871/872 (ADDRESS 2007h)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP1	CP0	RESV	1	WRT	CPD	LVP	BODEN	CP1	CP0	PWRTE	WDTE	F0SC1	F0SC0

bit 13 bit 0

bit 13-12 CP1:CP0: FLASH Program Memory Code Protection bits⁽²⁾

bit 5-4 11 = Code protection off 10 = Not supported

01 = Not supported

00 = 0000h to 07FFh code protected

bit 11 Reserved: Set to '1' for normal operation

bit 10 Unimplemented: Read as '1'

bit 9 WRT: FLASH Program Memory Write Enable bit

1 = Unprotected program memory may be written to by EECON control 0 = Unprotected program memory may not be written to by EECON control

bit 8 CPD: Data EE Memory Code Protection bit

1 = Code protection off

0 = Data EE memory code protected

bit 7 LVP: Low Voltage ICSP Programming Enable bit

1 = RB3/PGM pin has PGM function, low voltage programming enabled 0 = RB3 is digital I/O, HV on $\overline{\text{MCLR}}$ must be used for programming

bit 6 **BODEN:** Brown-out Reset Enable bit⁽²⁾

1 = BOR enabled0 = BOR disabled

bit 3 **PWRTE**: Power-up Timer Enable bit

1 = PWRT disabled0 = PWRT enabled

bit 2 WDTE: Watchdog Timer Enable bit

1 = WDT enabled
0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT), regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'

- n = Value when device is unprogrammed u = Unchanged from programmed state

4.0 EMBEDDING THE CONFIGURATION WORD AND ID INFORMATION IN THE HEX FILE

To allow portability of code, the programmer is required to read the configuration word and ID locations from the HEX file when loading the HEX file. If configuration word information was not present in the HEX file, then a simple warning message may be issued. Similarly, while saving a HEX file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F87X, the EEPROM data memory should also be embedded in the HEX file (see Section 2.2).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.0 CHECKSUM COMPUTATION

Checksum is calculated by reading the contents of the PIC16F87X memory locations and adding up the opcodes, up to the maximum user addressable location, e.g., 0x1FF for the PIC16F87X. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F87X devices is shown in Table 5-1.

The checksum is calculated by summing the following:

- · The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The Least Significant 16 bits of this sum are the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 5-1: CHECKSUM COMPUTATION

Device	Code Protect	Checksum*	Blank Value	0x25E6 at 0 and max address
PIC16F870	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F871	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F872	OFF	SUM[0x0000:0x07FFF] + CFGW & 0x3BFF	0x33FF	0xFFCD
	ALL	CFGW & 0x3BFF + SUM_ID	0x3FCE	0x0B9C
PIC16F873	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F874	OFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF	0x2BFF	0xF7CD
	0x0F00 : 0xFFF	SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID	0x48EE	0xFAA3
	0x0800 : 0xFFF	SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID	0x3FDE	0xF193
	ALL	CFGW & 0x3BFF + SUM_ID	0x37CE	0x039C
PIC16F876	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C
PIC16F877	OFF	SUM[0x0000:0x1FFF] + CFGW & 0x3BFF	0x1BFF	0xE7CD
	0x1F00 : 0x1FFF	SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID	0x28EE	0xDAA3
	0x1000 : 0x1FFF	SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID	0x27DE	0xD993
	ALL	CFGW & 0x3BFF + SUM_ID	0x27CE	0xF39C

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble.

For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

*Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

+ = Addition & = Bitwise AND

6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 6-1: TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS		Operating Co Temperature: Voltage:		(unless oth 0°C ≤ TA ≤ 2.2V ≤ VDI	+70°C	ated)
Characteristics	Sym	Min	Тур	Max	Units	Conditions/Comments
General						
VDD level for Algorithm 1	VDD	2.2		5.5	V	Limited command set (See Table 2-2)
VDD level for Algorithm 2	VDD	4.5		5.5	V	All commands available
High voltage on MCLR for high voltage programming entry	Vінн	V _{DD} + 3.5		13.5	V	
Voltage on MCLR for low voltage ICSP programming entry	ViH	2.2		5.5	V	
MCLR rise time (Vss to Vhh) for Test mode entry	tVHHR			1.0	μS	
(RB6, RB7) input high level	VIH1	0.8 VDD			V	Schmitt Trigger input
(RB6, RB7) input low level	VIL1	0.2 Vdd			V	Schmitt Trigger input
RB<7:6> setup time before MCLR ↑	tset0	100			ns	
RB<7:6> hold time after $\overline{\text{MCLR}}$ ↑	thld0	5			μS	
RB3 setup time before MCLR ↑	tset2	100			ns	
Serial Program/Verify						
Data in setup time before clock \downarrow	tset1	100			ns	
Data in hold time after clock \downarrow	thld1	100			ns	
Data input not driven to next clock input (delay required between command/data or command/command)	tdly1	1.0			μS	
Delay between clock \downarrow to clock \uparrow of next command or data	tdly2	1.0			μS	
Clock ↑ to data out valid (during read data)	tdly3	80	·		ns	
Erase cycle time	tera		2	4	ms	
Programming cycle time	tprog		2	4	ms	

FIGURE 6-1: LOAD DATA COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-2: READ DATA COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-3: INCREMENT ADDRESS COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-4: LOAD DATA COMMAND MCLR = VDD (PROGRAM/VERIFY)




FIGURE 6-5: READ DATA COMMAND MCLR = VDD (PROGRAM/VERIFY)





FIGURE 6-6: INCREMENT ADDRESS COMMAND MCLR = VDD (PROGRAM/VERIFY)





IN-CIRCUIT SERIAL PROGRAMMING™ GUIDE

Section 4 – Application Notes

IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™) OF CALIBRATION PARAMETERS	
USING A PICmicro [®] MICROCONTROLLÈR	4-1



AN656

In-Circuit Serial Programming TM (ICSP TM) of Calibration Parameters Using a PICmicro $^{\circledR}$ Microcontroller

Author: John Day

Microchip Technology Inc.


INTRODUCTION

Many embedded control applications, where sensor offsets, slopes and configuration information are measured and stored, require a calibration step. Traditionally, potentiometers or Serial EEPROM devices are used to set up and store this calibration information. This application note will show how to construct a programming jig that will receive calibration parameters from the application mid-range PICmicro® microcontrollers (MCU) and program this information into the application baseline PICmicro MCU using the In-Circuit Serial Programming (ICSP) protocol. This method uses the PIC16CXXX In-Circuit Serial Programming algorithm of the 14-bit core microcontrollers.

PROGRAMMING FIXTURE

A programming fixture is needed to assist with the self programming operation. This is typically a small reusable module that plugs into the application PCB being calibrated. Only five pin connections are needed and this programming fixture can draw its power from the application PCB to simplify the connections.

FIGURE 1:



Electrical Interface

There are a total of five electrical connections needed between the application PIC16CXXX microcontroller and the programming jig:

- MCLR/VPP High voltage pin used to place application PIC16CXXX into programming mode
- VDD +5 volt power supply connection to the application PIC16CXXX
- Vss Ground power supply connection to the application PIC16CXXX
- RB6 PORTB, bit6 connection to application PIC16CXXX used to clock programming data
- RB7 PORTB, bit7 connection to application PIC16CXXX used to send programming data

This programming jig is intended to grab power from the application power supply through the VDD connection. The programming jig will require 100 mA of peak current during programming. The application will need to set RB6 and RB7 as inputs, which means external devices cannot drive these lines. The calibration data will be sent to the programming jig by the application PIC16CXXX through RB6 and RB7. The programming jig will later use these lines to clock the calibration data into the application PIC16CXXX.

Programming Issues

The PIC16CXXX programming specification suggests verification of program memory at both Maximum and Minimum VDD for each device. This is done to ensure proper programming margins and to detect (and reject) any improperly programmed devices. All production quality programmers vary VDD from VDDmin to VDDmax after programming and verify the device under each of these conditions.

Since both the application voltage and it's tolerances are known, it is not necessary to verify the PIC16CXXX calibration parameters at the device VDDmax and VDDmin. It is only necessary to verify at the application power supply Max and Min voltages. This application note shows the nominal (+5V) verification routine and hardware. If the power supply is a regulated +5V, this is adequate and no additional hardware or software is needed. If the application power supply is not regulated (such as a battery powered or poorly regulated system) it is important to complete a VDDmin and VDDmax verification cycle following the +5V verification cycle. See programming specifications for more details on VDD verification procedures.

- PIC16C5X Programming Specifications -DS30190
- PIC16C55X Programming Specifications -DS30261
- PIC16C6X/7X/9XX Programming Specifications -DS30228
- PIC16C84 Programming Specifications -DS30189

device.

Note: The designer must consider environmental conditions, voltage ranges, and aging issues when determining VDD min/max verification levels. Please refer to the programming specification for the application

The calibration programming and initial verification MUST occur at +5V. If the application is intended to run at lower (or higher voltages), a second verification pass must be added where those voltages are applied to VDD and the device is verified.

Communication Format (Application Microcontroller to Programming Jig)


Unused program memory, in the application PIC16CXXX, is left unprogrammed as all 1s; therefore the unprogrammed program memory for the calibration look-up table would contain 3FFF (hex). This is interpreted as an "ADDLW FF". The application microcontroller simply needs one "RETLW FF" instruction at the end of the space allocated in program memory for the calibration parameter look-up table. When the application microcontroller is powered up, it will receive a "FFh" for each calibration parameter that is looked up; therefore, it can detect that it is uncalibrated and jump to the calibration code.

Once the calibration constants are calculated by the application PICmicro MCU, they need to be communicated to the (PIC16C58A based) programming jig. This

is accomplished through the RB6 and RB7 lines. The format is a simple synchronous clock and data format as shown in Figure .

A pull-down on the clock line is used to hold it low. The application microcontroller needs to send the high and low bytes of the target start address of the calibration constants to the calibration jig. Next, the data bytes are sent followed by a checksum of the entire data transfer as shown in Figure 1.


Once the data transfer is complete, the checksum is verified by the programming jig and the data printed at 9600 baud, 8-bits, no parity, 1 stop bit through RB3. A connection to this pin is optional. Next the programming jig applies +13V, programs and verifies the application PIC16CXXX calibration parameters.



LED Operation

When the programming jig is waiting for communication from the application PICmicro MCU, both LEDs are OFF. Once a valid data stream is received (with at least one calibration byte and a correct checksum) the WORK LED is lit while the calibration parameters are printed through the optional RB3 port. Next, the DONE LED is lit to indicate that these parameters are being programmed and verified by the programming jig. Once the programming is finished, the WORK LED is extinguished and the DONE LED remains lit. If any parameters fail programming, the DONE LED is extinguished; therefore both LEDs would remain off.

FIGURE 2: ISP CALIBRATION JIG PROGRAMMER SCHEMATIC



Code Protection

Selection of the code protection configuration bits on PIC16CXXX microcontrollers prevents further programming of the program memory array. This would prevent writing self calibration parameters if the device is code protected prior to calibration. There are two ways to address this issue:

- Do not code protect the device when programming it with the programmer. Add additional code (See the PIC16C6X/7X programming Spec) to the ISPPRGM.ASM to program the code protection bit after complete verification of the calibration parameters
- Only code protect 1/2 or 3/4 of the program memory with the programmer. Place the calibration constants into the unprotected part of program memory.

Software Routines

There are two source code files needed for this application note:

- **1. ISPTEST.ASM** (Appendix A) Contains the source code for the application PIC16CXXX, sets up the calibration look-up table and implements the communication protocol to the programming jig.
- **2. ISPPRGM.ASM** (Appendix B) Source code for a PIC16C58A to implement the programming jig. This waits for and receives the calibration parameters from

the application PIC16CXXX, places it into programming mode and programs/verifies each calibration word.

CONCLUSION

Typically, calibration information about a system is stored in EEPROM. For calibration data that does not change over time, the In-circuit Serial Programming capability of the PIC16CXXX devices provide a simple, cost effective solution to an external EEPROM. This method not only decreases the cost of a design, but also reduces the complexity and possible failure points of the application.

TABLE 1: PARTS LIST FOR PIC16CXXX ISP CALIBRATION JIG

Bill of Material								
Item	Quantity	Reference	Part					
1	2	C1,C2	15 pF					
2	1	C3	620 pF					
3	1	C4	0.1 mF					
4	2	C5,C6	220 mF					
5	2	D1,D2	LED					
6	1	E1	PIC16C58					
7	1	E2	LM78S40					
8	1	J1	CON5					
9	1	L1	270 mH					
10	2	Q1,Q2	2N2222					
11	2	Q3,Q4	2N2907					
12	5	R1,R2,R3,R4,R15	1k					
13	4	R5,R6,R12,R14	10k					
14	2	R7,R8	270					
15	1	R9	180					
16	1	R10	23.7k					
17	1	R11	2.49k					
18	1	R13 2.2k						
19	1	Y1	4.0 MHz					

APPENDIX A:

```
MPASM 01.40.01 Intermediate ISPPRGM.ASM 3-31-1997 10:57:03
                                                                     PAGE 1
LOC OBJECT CODE LINE SOURCE TEXT
 VALUE
              00001; Filename: ISPPRGM.ASM
              00002 ; **********************
              00003 ; * Author: John Day
                         Sr. Field Applications Engineer *
              00004 ; *
              00005 ; *
                                 Microchip Technology
              00006; * Revision: 1.0
                              August 25, 1995
              00007 ; * Date
              00008 ; * Part:
                                 PIC16C58
              00009; * Compiled using MPASM V1.40
              00010 ; ************************
              00011; * Include files:
              00012 ; *
                                P16C5X.ASM
              00013 ; **********************
              00014 ; * Fuses: OSC: XT (4.0 Mhz xtal)
              00015 ; *
                                 WDT: OFF
                                  CP: OFF
              00016; *
              00017
              00018; This program is intended to be used as a self programmer
              00019 ; to store calibration constants into a lookup table
              00020 ; within the main system processor. A 4 Mhz crystal
              00021 ; is needed and an optional 9600 baud seiral port will
              00022; display the parameters to be programmed.
              00023 ;
              00024 ; * Program Memory:
              00025 ; * Words - communication with test jig
                        17 Words - calibration look-up table (16 bytes of data)
              00026 ; *
                         13 Words - Test Code to generate Calibration Constants
              00027 ; *
              00028 ; * RAM memory:
              00029 ; * 64 Bytes - Store up to 64 bytes of calibration constant
                         9 Bytes - Store 9 bytes of temp variables (reused)
              00030 ; *
              00031 :
              ;***********************************
              00032
              00033
                     list p=16C58A
                      include <p16C5x.inc>
              00034
                       LIST
              00002 ; P16C5X.INC Standard Hdr File, Version 3.30 Microchip Technology, Inc.
              00224
                         LIST
0770 7770
              00035
                        __CONFIG _CP_OFF&_WDT_OFF&_XT_OSC
              00036
              00037 ; ******************
              00038; * Port A (RA0-RA4) bit definitions *
              00039 ; *****************
              00040 ; No PORT A pins are used in this design
              00041
              00042 ; ******************
              00043; * Port B (RB0-RB7) bit definitions *
              00044 ; ******************
           00045 ISPCLOCK EQU 6 ; Clock line for ISP and parameter comm
  00000006
           00046 ISPDATA EQU 7; CLOCK line for ISP and parameter comm
00047 VPPON EQU 5; Apply +13V VPP voltage to MCLR (test mode)
00048 GNDON EQU 4; Apply +0V (gnd) voltage to MCLR (reset)
00049 SEROUT EQU 3; Optional RS-232 TX output (needs 12V driver)
00050 DONELED EQU 2; Turns on LED when done successfully program
00051 WORKLED EQU 1; On during programming, off when done
  00000007
  00000005
                                        ; Apply +0V (gnd) voltage to MCLR (reset)
; Optional RS-232 TX output (needs 12V driver)
  00000004
 00000003
 00000002
  00000001
              00052
                                         ; RBO is not used in this design
              00053
```

```
00054 ; *************************
            00055; * RAM register definition:
            00056; * 07h - 0Fh - used for internal counters, vars *
            00057; * 10h - 7Fh - 64 bytes for cal param storage *
            00058 ; *************************
            00059 ; ***
           00060 ; *** The following VARS are used during ISP programming:
           00061 ; ***
                              EQU 07h ; High address of CAL params to be stored
00000007
           00062 HIADDR
00000008 00063 LOADDR
                             EQU 08h ; Low address of CAL params to be stored
00000007 00064 HIDATA
                             EQU 07h ; High byte of data to be sent via ISP
00000008 00065 LODATA
                             EQU 08h ; Low byte of data to be sent via ISP
        00066 HIBYTE
                             EQU 09h ; High byte of data received via ISP
00000009
        00067 LOBYTE
A000000A
                             EQU OAh ; Low byte of data received via ISP
0000000B
           00068 PULSECNT
                              EQU 0Bh ; Number of times PIC has been pulse programmed
000000C
           00069 TEMPCOUNT
                              EQU OCh ; TEMP var used in counters
           00070 TEMP
                              EQU 0Dh ; TEMP var used throughout program
0000000D
           00071 ; ***
           00072 ; *** The following VARS are used to receive and store CAL params:
           00073 ; ***
00000007
           00074 COUNT
                              EQU 07h ; Counter var used to receive cal params
80000000
           00075 TEMP1
                             EQU 08h ; TEMP var used for RS-232 comm
                             EQU 09h ; Data register used for RS-232 comm
00000009
           00076 DATAREG
A000000A
           00077 CSUMTOTAL
                              EQU 0Ah ; Running total of checksum (addr + data)
          ...mfGH
JUU79 TIMELOW
00080 ADDRPTR
00081 BYTPG
0000000B
                              EQU 0Bh ; Count how long CLOCK line is high
000000C
                              EQU OCh ; Count how long CLOCK line is low
                             EQU 0Eh ; Pointer to next byte of CAL storage
0000000E
                             EQU 0Fh ; Number of CAL bytes received
0000000F
           00082
           00083 ; ********************
            00084 ; * Various constants used in program *
           00085 ; *******************
00000001
           00086 DATISPOUT EQU b'00000001'; tris settings for ISP data out
           00087 DATISPIN EQU b'10000001'; tris settings for ISP data in 00088 CMDISPCNT EQU 6; Number of bits for ISP command
00000081
                                        ; Number of bits for ISP command
0000006
           00089 STARTCALBYTE EQU 10h
00000010
                                              ; Address in RAM where CAL byte data stored
00090 VFYYES EQU PA2
00000008 00092 CMDISPPGMSTART EQU b'00001000' ; ISP Pattern to start programming
0000000E 00093 CMDISPPGMEND EQU b'00001110' ; ISP Pattern to end programming
00000002
           00094 CMDISPLOAD EQU b'00000010'; ISP Pattern to load data for program
           00095 CMDISPREAD EQU b'00000100' ; ISP Pattern to read data for verify
00000004
00000034
           00096 UPPER6BITS
                             EOU 034h
                                              ; Upper 6 bits for retlw instruction
           00097
           00098 ; *****************
           00099 ; * delaybit macro
           00100 ; * Delays for 104 uS (at 4 Mhz clock) *
            00101; * for 9600 baud communications
            00102; * RAM used: COUNT
           00103 ; ******************
            00104 delaybit macro
                   local dlylabels
            00105
            00106; 9600 baud, 8 bit, no parity, 104 us per bit, 52 uS per half bit
            00107; (8) shift/usage + (2) setup + (1) nop + (3 * 31) literal = (104) 4Mhz
           00108
                   movlw .31
                                       ; place 31 decimal literal into count
                    movwf COUNT
                                          ; Initialize COUNT with loop count
           00109
           00110
                   nop
                                          ; Add one cycle delay
           00111 dlylabels
           00112 decfsz COUNT,F
                                         ; Decrement count until done
                    goto dlylabels
           00113
                                         ; Not done delaying - go back!
           00114
                    ENDM
                                          ; Done with Macro
            00115
            00116 ; ************************
            00117 ; * addrtofsr macro
            00118 ; * Converts logical, continuous address 10h-4Fh *
            00119; * to FSR address as follows for access to (4)
```

```
00120 ; * banks of file registers in PIC16C58:
             00121 ; *
                          Logical Address
                                             FSR Value
             00122 ; *
                           10h-1Fh
                                              10h-1Fh
             00123 ; *
                           20h-2Fh
                                              30h-3Fh
             00124 ; *
                           30h-3Fh
                                               50h-5Fh
             00125 ; *
                           40h-4Fh
                                               70h-7Fh
             00126 ; *
                         Variable Passed: Logical Address
                                   FSR
             00127 ; *
                         RAM used:
             00128 ; *
             00129 ; *********************
             00130 addrtofsr macro TESTADDR
             00131 movlw STARTCALBYTE
                                              ; Place base address into W
                                              ; Offset by STARTCALBYTE
                     subwf TESTADDR, w
             00132
                                              ; Place into FSR
             00133
                     movwf FSR
                                              ; Shift bits 4,5 to 5,6
             00134
                     btfsc FSR,5
             00135
                     bsf
                            FSR,6
             00136
                     bcf
                            FSR,5
             00137
                     btfsc FSR,4
             00138
                     bsf
                            FSR,5
             00139
                     bsf
                           FSR,4
             00140
                      endm
             00141
             00142
             00143 ; *******************
             00144; * The PC starts at the END of memory *
             00145 ; *******************
                            7FFh
07FF
                     ORG
             00146
Message[306]: Crossing page boundary -- ensure page bits are set.
07FF 0A00
             00147
                     goto
                           start
             00148
             00149 ; ******************
             00150 ; * Start of CAL param read routine
             00151 ; *******************
0000
             00152
                    ORG
0000
             00153 start
0000 0C0A
           00154 movlw b'00001010'; Serial OFF, LEDS OFF, VPP OFF
           00155 movwf PORTB
0001 0026
                                         ; Place "0" into port b latch register
           00156 movlw b'11000001'; RB7;:RB6, RB0 set to inputs
0002 0CC1
0003 0006
           00157 tris PORTB
                                        ; Move to tris registers
0004 0040
           00158 clrw
                                        ; Place 0 into W
0005 0065
           00159 clrf PORTA
                                        ; Place all ZERO into latch
           00160
0006 0005
                   tris PORTA
                                        ; Make all pins outputs to be safe..
; TEST ONLY-RESET PIC-NOT NEEDED IN REAL DESIGN!
0007 0586
             00161
                     bsf
                            PORTB, GNDON
             00162 clearram
8000
            00163 movlw 010h
0008 0C10
                                         ; Place start of buffer into W
           00164
0009 0027
                     movwf COUNT
                                         ; Use count for RAM pointer
            00165 loopclrram
000A
            00166 addrtofsr COUNT
                                         ; Set up FSR
000A 0C10
             M movlw STARTCALBYTE ; Place base address into W
000B 0087
               M subwf COUNT,w ; Offset by STARTCALBYTE
000C 0024
               M movwf FSR
                                        ; Place into FSR
               M
000D 06A4
                     btfsc FSR,5
                                         ; Shift bits 4,5 to 5,6
               M
M
000E 05C4
                     bsf
                             FSR.6
                     bcf
000F 04A4
                             FSR,5
               M
                     btfsc FSR,4
0010 0684
0011 05A4
               M
                     bsf
                             FSR.5
              M
0012 0584
                     bsf
                            FSR,4
0013 0060
           00167
                     clrf INDF
                                         ; Clear buffer value
0014 02A7
           00168
                     incf COUNT, F
                                         ; Move to next reg
0015 0C50
           00169
                   movlw 050h
                                         ; Move end of buffer addr to W
                                         ; Check if at last MEM
0016 0087
                     subwf COUNT,W
            00170
                                          ; Skip when at end of counter
0017 0743
             00171
                     btfss STATUS,Z
0018 0A0A
             00172
                             loopclrram
                                          ; go back to next location
                      goto
0019 0486
             00173
                      bcf
                             PORTB, GNDON
                                          ; TEST ONLY-LET IT GO-NOT NEEDED IN REAL DESIGN!
             00174 calget
001A
001A 006A
            00175
                             CSUMTOTAL
                    clrf
                                          ; Clear checksum total byte
```

001B	0069	00176	clrf	DATAREG	;	Clear out data receive register
001C	0C10	00177		STARTCALBYTE	;	Place RAM start address of first cal byte
	002E	00178	movwf	ADDRPTR	;	Place this into ADDRPTR
001E			waitclockpul			
	07C6	00180	btfss	PORTB, ISPCLOCK		Wait for CLOCK high pulse - skip when high
0011	0A1E	00181	goto loopcal	waitclockpulse	;	CLOCK is low - go back and wait!
	0C08	00182	movlw	.8		Place 8 into W (8 bits/byte)
	0027	00183	movwf	COUNT		set up counter register to count bits
0021	0027		loopsendcal	COONT	,	bee up counter register to count bres
	006B	00186	clrf	TIMEHIGH	;	Clear timeout counter for high pulse
0023	006C	00187	clrf	TIMELOW		Clear timeout counter for low pulse
0024		00188	waitclkhi			-
0024	06C6	00189	btfsc	PORTB, ISPCLOCK	;	Wait for CLOCK high - skip if it is low
0025	0A29	00190	goto	waitclklo	;	Jump to wait for CLOCK low state
	02EB	00191	decfsz	TIMEHIGH, F	-	Decrement counter - skip if timeout
	0A24	00192	goto	waitclkhi		Jump back and wait for CLOCK high again
	0A47	00193	goto	timeout	;	Timed out waiting for high - check data!
0029	0.000		waitclklo	DODED TODGLOGK		Made for GLOCK last white is in it in
	07C6 0A2E	00195	btfss	PORTB, ISPCLOCK		Wait for CLOCK low - skip if it is high
	02EC	00196 00197	goto decfsz	clockok TIMELOW,F		Got a high to low pulse - jump to clockok Decrement counter - skip if timeout
	0A29	00197	goto	waitclklo	-	Jump back and wait for CLOCK low again
	0A47	00199	goto	timeout		Timed out waiting for low - check data!
002E			clockok		,	
	0C08	00201	movlw	.8	;	Place initial count value into W
002F	0087	00202	subwf	COUNT, W	;	Subtract from count, place into W
0030	0743	00203	btfss	STATUS, Z	;	Skip if we are at count 8 (first value)
0031	0A34	00204	goto	skipcsumadd	;	Skip checksum add if any other count value
0032	0209	00205	movf	DATAREG, W	;	Place last byte received into W
	01EA	00206	addwf	CSUMTOTAL, F	;	Add to checksum
0034			skipcsumadd			
	0503	00208	bsf	STATUS, C		Assume data bit is high
	07E6	00209	btfss bcf	PORTB, ISPDATA		Skip if the data bit was high
	0403 0369	00210 00211	rlf	STATUS, C DATAREG, F	-	Set data bit to low Rotate next bit into DATAREG
	0369 02E7	00211		COUNT, F	•	Skip after 8 bits
	0A22	00212	goto	loopsendcal	-	Jump back and send next bit
		00214	3	sr ADDRPTR		Convert pointer address to FSR
003A	0C10	M	movlw	STARTCALBYTE	-	Place base address into W
003B	008E	M	subwf	ADDRPTR, w	;	Offset by STARTCALBYTE
003C	0024	M	movwf	FSR	;	Place into FSR
003D	06A4	M	btfsc	FSR,5	;	Shift bits 4,5 to 5,6
003E		M	bsf	FSR,6		
	04A4	M	bcf	FSR,5		
	0684	M	btfsc	FSR,4		
	05A4 0584	M	bsf	FSR,5		
		M	bsf movf	FSR,4		Dlago regained bute into W
	0209 0020	00215 00216	movi	DATAREG,W INDF		Place received byte into W Move recv'd byte into CAL buffer location
	0020 02AE	00210	incf	ADDRPTR, F		Move to the next cal byte
	0A20	00218	goto	loopcal	-	Go back for next byte
0047			timeout	F	,	22 2222 222 2222
0047	0C14	00220	movlw	STARTCALBYTE+4	;	check if we received (4) params
0048	008E	00221	subwf	ADDRPTR,W	;	Move current address pointer to W
0049	0703	00222	btfss	STATUS, C	;	Skip if we have at least (4)
	0A93	00223	goto	sendnoise		not enough params - print and RESET!
	0200	00224		INDF,W	•	Move received checksum into W
	00AA	00225	subwf	CSUMTOTAL, F	-	ract received Checksum from calc'd checksum
	0743	00226	btfss	STATUS, Z		Skip if CSUM OK
	0A9F	00227	goto	sendcsumbad	;	Checksum bad - print and RESET!
004F	0426	00228	csumok bcf	סטדים או∨סעיניי		Turn on WORK LED
	0426 0C10	00229	movlw	PORTB, WORKLED STARTCALBYTE	•	Place start pointer into W
	008E	00230	subwf	ADDRPTR, W		Subtract from current address
	000E	00231	movwf	BYTECOUNT	-	Place into number of bytes into BYTECOUNT
	-		, <u> </u>		,	

	002B	00233	movwf	TIMEHIGH	; TEMP store into timehigh reg
0054		00234	movlw	STARTCALBYTE	; Place start address into W
	002E	00235	movwf	ADDRPTR	; Set up address pointer
0056			popprintnu		
		00237		sr ADDRPTR	; Set up FSR
0056		M	movlw	STARTCALBYTE	; Place base address into W
0057		M	subwf	ADDRPTR, w	; Offset by STARTCALBYTE
	0024	M	movwf	FSR	; Place into FSR
	06A4	M	btfsc	FSR,5	; Shift bits 4,5 to 5,6
005A		M	bsf	FSR,6	
	04A4	M	bcf	FSR,5	
	0684	M	btfsc	FSR,4	
005D		M	bsf	FSR,5	
	0584	M	bsf	FSR,4	
005F		00238	swapf	INDF,W	; Place received char into W
	0E0F	00239	andlw	0Fh	; Strip off upper digits
	002D	00240	movwf	TEMP	; Place into TEMP
	0C0A	00241		.10	; Place .10 into W
	00AD	00242	subwf	TEMP, F	; Subtract 10 from TEMP
	0603	00243	btfsc	STATUS, C	; Skip if TEMP is less than 9
	0A6D	00244	goto	printhiletter	; Greater than 9 - print letter instead
0066		00245 p	rinthinumbe	er	
0066	0380	00246	swapf	INDF,W	; Place received char into W
0067	0E0F	00247	andlw (0Fh	; Strip off upper digits
0068	002D	00248	movwf	TEMP	; Place into TEMP
0069	0C30	00249	movlw	`0'	; Place ASCII '0' into W
006A	01CD	00250	addwf	TEMP, w	; Add to TEMP, place into W
006B	09AE	00251	call	putchar	; Send out char
006C	0A73	00252	goto	printlo	; Jump to print next char
006D		00253 p	rinthilette	er	
006D	0380	00254	swapf	INDF,W	; Place received char into W
006E	0E0F	00255	andlw	0Fh	; Strip off upper digits
006F	002D	00256	movwf	TEMP	; Place into TEMP
0070	0C37	00257	movlw	`A'10	; Place ASCII 'A' into W
0071	01CD	00258	addwf	TEMP, w	; Add to TEMP, place into W
0072	09AE	00259	call	putchar	; send out char
0073		00260 pi	rintlo		
0073	0200	00261	movf	INDF,W	; Place received char into W
0074	0E0F	00262	andlw	0Fh	; Strip off upper digits
0075	002D	00263	movwf	TEMP	; Place into TEMP
0076	0C0A	00264	movlw	.10	; Place .10 into W
0077	00AD	00265	subwf	TEMP, F	; Subtract 10 from TEMP
0078	0603	00266	btfsc	STATUS, C	; Skip if TEMP is less than 9
0079	0A81	00267	goto	printloletter	; Greater than 9 - print letter instead
007A		00268 p	rintlonumbe	er	
007A	0200	00269	movf	INDF,W	; Place received char into W
007B	0E0F	00270	andlw	0Fh	; Strip off upper digits
007C	002D	00271	movwf	TEMP	; Place into TEMP
007D	0C30	00272	movlw	`0'	; Place ASCII '0' into W
007E	01CD	00273	addwf	TEMP, w	; Add to TEMP, place into W
007F	09AE	00274	call	putchar	; send out char
0800	0A87	00275	goto	printnext	; jump to print next char
0081		00276 p	rintlolette	er	
0081	0200	00277	movf	INDF,W	; Place received char into W
0082	0E0F	00278	andlw	0Fh	; Strip off upper digits
0083	002D	00279	movwf	TEMP	; Place into TEMP
0084	0C37	00280	movlw	`A'10	; Place ASCII 'A' into W
0085	01CD	00281	addwf	TEMP, w	; Add to TEMP, place into W
0086	09AE	00282	call	putchar	; send out char
0087		00283 pr	rintnext		
0087	0C7C	00284	movlw	\	; Place ASCII ' ' into W
	09AE	00285	call	putchar	; Send out character
	028E	00286	incf	ADDRPTR, W	; Go to next buffer value
	0E0F	00287	andlw	0Fh	; And with F
008B	0643	00288	btfsc	STATUS, Z	; Skip if this is NOT multiple of 16

```
008C 09A9 00289 call printcrlf
008D 02AE 00290 incf ADDRPTR,F
                                               ; Print CR and LF every 16 chars
                                               ; go to next address
008E 02EF 00291 decfsz BYTECOUNT,F
                                               ; Skip after last byte
                                               ; Go back and print next char
008F 0A56
           00292 goto loopprintnums
                   call printcrlf
                                               ; Print CR and LF
0090 09A9
             00293
0091 05A3
             00294
                              STATUS, PA0
                      bsf
                                                 ; Set page bit to page 1
Message[306]: Crossing page boundary -- ensure page bits are set.
0092 0A6B 00295 goto programpartisp
                                               ; Go to program part through ISP
            00296 sendnoise
0093
0093 0C4E 00297 movlw 'N'
                                                ; Place 'N' into W
0094 09AE 00298 call
                                               ; Send char in W to terminal
                             putchar
          00299 movlw 'O'
0095 0C4F
                                               ; Place 'O' into W
         00299 moviw 'O'
00300 call putchar
00301 movlw 'I'
00302 call putchar
00303 movlw 'S'
00304 call putchar
00305 movlw 'E'
00306 call putchar
00307 call printcrlf
                                               ; Send char in W to terminal
0096 09AE
                                               ; Place 'I' into W
0097 0C49
                                               ; Send char in W to terminal
0098 09AE
                                               ; Place `S' into W
; Send char in W to terminal
0099 0C53
009A 09AE
                                                ; Place 'E' into W
009B 0C45
009C 09AE
                                               ; Send char in W to terminal
009D 09A9
                                               ; Print CR and LF
          00308 goto calget
009E 0A1A
                                                ; RESET!
009F
            00309 sendcsumbad
009F 0C43
             00310 movlw 'C'
                                               ; Place `C' into W
                   call
movlw
call
movlw
00A0 09AE
             00311
                              putchar
                                               ; Send char in W to terminal
                                               ; Place `S' into W
00A1 0C53
             00312
                              `S'
                                               ; Send char in {\tt W} to terminal
00A2 09AE
             00313
                              putchar
            00314
                             `[]'
                                                ; Place 'U' into W
00A3 0C55
00A4 09AE
                    call
                                                ; Send char in W to terminal
            00315
                              putchar
          00316 movlw
00A5 0C4D
                             'M'
                                               ; Place 'M' into W
00A6 09AE
          00317 call putchar
                                               ; Send char in W to terminal
00A7 09A9
          00318 call printcrlf
                                               ; Print CR and LF
00A8 0A1A
                                                ; RESET!
             00319
                    goto calget
             00320
             00321 ; ***********************
              00322 ; * printcrlf
              00323 ; * Sends char .13 (Carrage Return) and
              00324 ; * char .10 (Line Feed) to RS-232 port
             00325 ; * by calling putchar.
              00326 ; * RAM used: W
             00327 ; *********************
00A9
             00328 printcrlf
00A9 0C0D
                                               ; Value for CR placed into W
             00329 movlw .13
                                               ; Send char in W to terminal
00AA 09AE
             00330
                    call putchar
                             .10
00AB 0C0A
                                                ; Value for LF placed into W
             00331
                      movlw
                      call
00AC 09AE
             00332
                              putchar
                                                ; Send char in W to terminal
                      retlw 0
00AD 0800
             00333
                                                 ; Done - return!
             00334
              00335 ; ********************
              00336 ; * putchar
              00337; * Print out the character stored in W *
              00338; * by toggling the data to the RS-232
              00339 ; * output pin in software.
              00340; * RAM used: W,DATAREG,TEMP1
             00341 ; ********************
OOAE
             00342 putchar
           00343 movwf DATAREG
00AE 0029
                                               ; Place character into DATAREG
00AF 0C09
          00344
                     movlw 09h
                                               ; Place total number of bits into W
         00345 movwf TEMP1
00B0 0028
                                               ; Init TEMP1 for bit counter
         00346 bcf STATUS,C
00B1 0403
                                               ; Set carry to send start bit
           00347
00B2 0AB4
                     goto putloop1
                                                ; Send out start bit
00B3
             00348 putloop
00B3 0329
             00349 rrf
                              DATAREG, F
                                                ; Place next bit into carry
             00350 putloop1
00B4
00B4 0703
             00351 btfss STATUS, C
                                                ; Skip if carry was set
                      bcf
                                                 ; Clear RS-232 serial output bit
00B5 0466
             00352
                              PORTB, SEROUT
00B6 0603
                    btfsc STATUS,C
                                                 ; Skip if carry was clear
             00353
```

```
00B7 0566
            00354
                    bsf
                           PORTB, SEROUT
                                            ; Set RS-232 serial output bit
            00355
                    delaybit
                                            ; Delay for one bit time
 0000
               M
                    local dlylabels
                    ; 9600 baud, 8 bit, no parity, 104 us per bit, 52 uS per half bit
               M
               M
                    ; (8) shift/usage + (2) setup + (1) nop + (3 * 31) literal = (104) 4Mhz
00B8 0C1F
                                            ; place 31 decimal literal into count
               M
                    movlw
00B9 0027
               M
                    movwf
                           COUNT
                                            ; Initialize COUNT with loop count
              M
00BA 0000
                    nop
                                            ; Add one cycle delay
00BB
              M dlylabels
00BB 02E7
              M decfsz COUNT, F
                                           ; Decrement count until done
00BC 0ABB
              M goto dlylabels
                                           ; Not done delaying - go back!
        00356 decfsz TEMP1,F
00BD 02E8
                                           ; Decrement bit counter, skip when done!
          00357
                                           ; Jump back and send next bit
00BE 0AB3
                  goto putloop
                   bsf
                                           ; Send out stop bit
00BF 0566
           00358
                           PORTB, SEROUT
            00359
                    delaybit
                                            ; delay for stop bit
                   local dlylabels
 0000
               M
               M
                    ; 9600 baud, 8 bit, no parity, 104 us per bit, 52 uS per half bit
                   ; (8) shift/usage + (2) setup + (1) nop + (3 * 31) literal = (104) 4Mhz
               M
00C0 0C1F
              M movlw .31
                                            ; place 31 decimal literal into count
00C1 0027
              M movwf COUNT
                                            ; Initialize COUNT with loop count
00C2 0000
              M
                   nop
                                            ; Add one cycle delay
              M dlylabels
00C3
              М
00C3 02E7
                    decfsz COUNT,F
                                           ; Decrement count until done
00C4 0AC3
               M
                    goto dlylabels
                                            ; Not done delaying - go back!
00C5 0800
            00360
                    retlw
                                            ; Done - RETURN
            00361
            00362 ; *********************************
            00363; * ISP routines from PICSTART-16C
            00364; * Converted from PIC17C42 to PIC16C5X code by John Day
            00365; * Originially written by Jim Pepping
            00366 ; ********************************
0200
                    ORG 200
            00367
                                            ; ISP routines stored on page 1
            00368
            00370 ; * poweroffisp
            00371 ; * Power off application PIC - turn off VPP and reset device after *
            00372 ; * programming pass is complete
            0200
           00374 poweroffisp
0200 04A6
          00375 bcf PORTB, VPPON
                                           ; Turn off VPP 13 volts
0201 0586
          00376 bsf
                          PORTB, GNDON
                                           ; Apply 0 V to MCLR to reset PIC
                                           ; RB6,7 set to inputs
0202 OCC1
           00377 movlw b'11000001'
0203 0006
            00378
                    tris PORTB
                                            ; Move to tris registers
                           PORTB,GNDON ; Allow MCLR to go back to 5 volts, deassert reset
0204 0486
            00379
                    bcf
                        PORTB, WORKLED ; Turn off WORK LED
0205 0526
            00380
                    bsf
0206 0800
                    retlw 0
                                            ; Done so return!
            00381
            00382
            00383 ; *********************************
            00384; * testmodeisp
            00385; * Apply VPP voltage to place application PIC into test mode.
            00386 ; * this enables ISP programming to proceed
            00387; * RAM used: TEMP
            0207
            00389 testmodeisp
                                           ; Serial OFF, LEDS OFF, VPP OFF
0207 0008
           00390 movlw b'00001000'
                   movwf PORTB
                                           ; Place "0" into port b latch register
0208 0026
          00391
          00392 bcf PORTB, VPPON
00393 bsf PORTB, GNDON
0209 04A6
                                           ; Turn off VPP just in case!
020A 0586
                                           ; Apply 0 volts to MCLR
020B 0C01
          00394 movlw b'0000001'
                                           ; RB6,7 set to outputs
020C 0006
                                           ; Move to tris registers
          00395 tris PORTB
                                           ; Place PORT B state into W
020D 0206
          00396 movf
                           PORTB.W
                                           ; Move state to TEMP
020E 002D
            00397
                    movwf TEMP
                    bcf
                                           ; Turn off MCLR GND
020F 048D
            00398
                           TEMP,4
                                           ; Turn on VPP voltage
; Place TEMP into W
0210 05AD
            00399
                    bsf
                           TEMP,5
            00400
                    movf TEMP, W
0211 020D
0212 0026
            00401 movwf PORTB
                                           ; Turn OFF GND and ON VPP
```

```
0213 0546
             00402
                             PORTB, DONELED
                                              ; Turn ON GREEN LED
                   bsf
0214 0800
             00403
                    retlw 0
                                               ; Done so return!
             00404
             00406 ; * p16cispout
             00407; * Send 14-bit data word to application PIC for writing this data *
             00408; * to it's program memory. The data to be sent is stored in both *
             00409 ; * HIBYTE (6 MSBs only) and LOBYTE.
             00410 ; * RAM used: TEMP, W, HIBYTE (inputs), LOBYTE (inputs)
             00411 ; **********
             00412 P16cispout
0215
0215 OC0E
           00413 movlw .14
                                              ; Place 14 into W for bit counter
0216 002D
                    movwf TEMP
                                              ; Use TEMP as bit counter
            00414
                                             ; Clear CLOCK line
            00415 bcf PORTB, ISPCLOCK
0217 04C6
                                             ; Clear DATA line
0218 04E6
            00416
                     bcf
                            PORTB, ISPDATA
0219 0C01
            00417
                     movlw DATISPOUT
                                              ; Place tris value for data output
          00418
                     tris
021A 0006
                            PORTB
                                              ; Set tris latch as data output
           00419 bcf
021B 04E6
                           PORTB, ISPDATA
                                              ; Send a start bit (0)
021C 05C6
           00420 bsf PORTB, ISPCLOCK
                                              ; Set CLOCK output
           00421 bcf PORTB, ISPCLOCK
021D 04C6
                                              ; Clear CLOCK output (clock start bit)
021E
           00422 P16cispoutloop
          00423 bcf STATUS, C
021E 0403
                                             ; Clear carry bit to start clean
                   bcf
021F 04E6
                                             ; Clear DATA bit to start (assume 0)
            00424
                            PORTB, ISPDATA
                   rrf
0220 0329
            00425
                            HIBYTE, F
                                             ; Rotate HIBYTE output
                                             ; Rotate LOBYTE output
0221 032A
            00426
                     rrf
                            LOBYTE, F
                     btfsc STATUS,C
0222 0603
            00427
                                              ; Skip if data bit is zero
                   bsf
0223 05E6
           00428
                            PORTB, ISPDATA
                                              ; Set DATA line to send a one
                          PORTB, ISPCLOCK
                                              ; Set CLOCK output
0224 05C6
           00429
                   bsf
           00430 bcf PORTB, ISPCLOCK
0225 04C6
                                             ; Clear CLOCK output (clock bit)
0226 02ED
           00431 decfsz TEMP,F
                                             ; Decrement bit counter, skip when done
0227 0A1E
         00432 goto P16cispoutloop
                                             ; Jump back and send next bit
                                             ; Send a stop bit (0)
0228 04E6
          00433 bcf PORTB, ISPDATA
                           PORTB, ISPCLOCK PORTB, ISPCLOCK
                    bsf
                                             ; Set CLOCK output
0229 05C6
            00434
022A 04C6
            00435
                     bcf
                                              ; Clear CLOCK output (clock stop bit)
022B 0800
            00436
                     retlw 0
                                              ; Done so return!
             00437
             00438 ; *****************************
             00439 ; * p16cispin
             00440 ; * Receive 14-bit data word from application PIC for reading this *
             00441 ; * data from it's program memory. The data received is stored in *
             00442 ; * both HIBYTE (6 MSBs only) and LOBYTE.
             00443 ; * RAM used: TEMP, W, HIBYTE (output), LOBYTE (output)
             022C
             00445 P16cispin
022C 0C0E
            00446 movlw
                             .14
                                              ; Place 14 data bit count value into W
                     movwf TEMP
022D 002D
            00447
                                              ; Init TEMP and use for bit counter
                   clrf HIBYTE
022E 0069
           00448
                                              ; Clear recieved HIBYTE register
           00449 clrf LOBYTE
022F 006A
                                             ; Clear recieved LOBYTE register
0230 0403
           00450 bcf STATUS,C
                                             ; Clear carry bit to start clean
0231 04C6
           00451 bcf PORTB, ISPCLOCK
                                             ; Clear CLOCK output
           00452 bcf
0232 04E6
                            PORTB, ISPDATA
                                             ; Clear DATA output
          00453 movlw DATISPIN
00454 tris PORTB
00455 bsf PORTB,ISP
00456 bcf PORTB,ISP
0233 0C81
                                              ; Place tris value for data input into W
                                             ; Set up tris latch for data input
0234 0006
                                            ; Send a single clock to start things going
0235 05C6
                             PORTB, ISPCLOCK
0236 04C6
                            PORTB, ISPCLOCK
                                              ; Clear CLOCK to start receive
           00457 P16cispinloop
0237
0237 05C6
          00458 bsf PORTB, ISPCLOCK
                                             ; Set CLOCK bit
         00459 nop
0238 0000
                                              ; Wait one cycle
0239 0403
           00460 bcf STATUS, C
                                             ; Clear carry bit, assume 0 read
023A 06E6
            00461 btfsc PORTB, ISPDATA
                                             ; Check the data, skip if it was zero
            00462
023B 0503
                   bsf
                            STATUS.C
                                              ; Set carry bit if data was one
                                              ; Move recevied bit into HIBYTE
023C 0329
            00463
                     rrf
                            HIBYTE, F
023D 032A
                                              ; Update LOBYTE
             00464
                     rrf
                             LOBYTE, F
023E 04C6
            00465
                     bcf
                             PORTB, ISPCLOCK
                                              ; Clear CLOCK line
023F 0000
            00466
                     nop
                                              ; Wait one cycle
0240 0000
             00467
                                               ; Wait one cycle
                     nop
```

```
0241 02ED
            00468
                     decfsz TEMP,F
                                               ; Decrement bit counter, skip when zero
0242 0A37
           00469 goto P16cispinloop
                                              ; Jump back and receive next bit
0243 05C6
                   bsf
            00470
                            PORTB, ISPCLOCK
                                              ; Clock a stop bit (0)
                                              ; Wait one cycle
0244 0000
             00471
                     nop
                                              ; Clear CLOCK to send bit
                            PORTB, ISPCLOCK
0245 04C6
             00472
                      bcf
0246 0000
             00473
                                               ; Wait one cycle
                      nop
0247 0403
                            STATUS, C
            00474
                      bcf
                                               ; Clear carry bit
                           HIBYTE, F
                                              ; Update HIBYTE with the data
; Update LOBYTE
0248 0329
            00475
                     rrf
0249 032A
           00476
                     rrf LOBYTE, F
                                              ; Clear carry bit
024A 0403
           00477 bcf STATUS,C
024B 0329
           00478 rrf HIBYTE,F
                                              ; Update HIBYTE with the data
                     bcf PORTB,ISPCLOCK ; Clear CLOCK line bcf PORTB,ISPDATA
024C 032A
           00479 rrf LOBYTE,F
                                              ; Update LOBYTE with the data
024D 04C6
           00480
            00481
                             PORTB, ISPDATA
                                              ; Clear DATA line
024E 04E6
                                               ; Place tris value for data output into W
024F 0C01
             00482
                     movlw DATISPOUT
                      tris PORTB
0250 0006
            00483
                                               ; Set tris to data output
           00484
0251 0800
                      retlw 0
                                               ; Done so RETURN!
             00485
             00487; * commandisp
             00488 ; * Send 6-bit ISP command to application PIC. The command is sent *
             00489 ; * in the W register and later stored in LOBYTE for shifting. \,*
             00490 ; * RAM used: LOBYTE, W, TEMP
             00491 ; **********************************
0252
             00492 commandisp
             00493 movwf LOBYTE
0252 002A
                                               ; Place command into LOBYTE
                     movlw CMDISPCNT
0253 0006
                                               ; Place number of command bits into W
            00494
            00495 movwf TEMP
                                               ; Use TEMP as command bit counter
0254 002D
           00496 bcf PORTB, ISPDATA
00497 bcf PORTB, ISPCLOCK
                                              ; Clear DATA line
0255 04E6
0256 04C6
                                              ; Clear CLOCK line
           00498 movlw DATISPOUT
                                              ; Place tris value for data output into W
0257 0C01
           00499
                     tris PORTB
                                              ; Set tris to data output
0258 0006
0259
            00500 P16cispcmmdoutloop
          00501 bcf STATUS,C
00502 bcf PORTB,ISF
00503 rrf LOBYTE,F
00504 btfsc STATUS,C
                                              ; Clear carry bit to start clean
0259 0403
                                              ; Clear the DATA line to start
; Update carry with next CMD bit to send
                             PORTB, ISPDATA
025A 04E6
                     rrf LOBYTE,F
025B 032A
                                              ; Skip if bit is supposed to be 0
025C 0603
           00505 bsf PORTB, ISPDATA
00506 bsf PORTB, ISPCLOCK
                                              ; Command bit was a one - set DATA to one
025D 05E6
025E 05C6
                                              ; Set CLOCK line to clock the data
025F 0000
           00507 nop
                                              ; Wait one cycle
0260 04C6
           00508 bcf
                            PORTB, ISPCLOCK ; Clear CLOCK line to clock data
                                               ; Decement bit counter TEMP, skip when done
0261 02ED
            00509 decfsz TEMP,F
                    goto P16cispcmmdoutloop ; Jump back and send next cmd bit
0262 0A59
             00510
                                              ; Wait one cycle
0263 0000
             00511
                      nop
                                              ; Clear DATA line
0264 04E6
            00512
                      bcf
                             PORTB, ISPDATA
                             PORTB, ISPCLOCK
                                               ; Clear CLOCK line
0265 0406
            00513
                     baf
0266 0C81
            00514 movlw DATISPIN
                                               ; Place tris value for data input into W
0267 0006
            00515
                     tris
                             PORTB
                                               ; set as input to avoid any contention
0268 0000
           00516
                     nop
                                               ; Wait one cycle
0269 0000
           00517
                    nop
                                               ; Wait one cycle
026A 0800
             00518
                     retlw 0
                                               ; Done - return!
             00519
             00520 ; **********************************
             00521; * programpartisp
             00522 ; * Main ISP programming loop. Reads data starting at STARTCALBYTE \,*
             00523 ; * and calls programming subroutines to program and verify this
             00524; * data into the application PIC.
             00525 ; *
                       RAM used: LOADDR, HIADDR, LODATA, HIDATA, FSR, LOBYTE, HIBYTE*
             026B
             00527 programpartisp
                                              ; Place PIC into test/program mode
026B 0907
             00528 call testmodeisp
026C 0064
             00529
                     clrf
                             FSR
                                               ; Point to bank 0
026D 0210
                             STARTCALBYTE, W ; Upper order address of data to be stored into W
             00530
                     movf
                     movwf HIADDR
026E 0027
             00531
                                               ; place into counter
             00532
026F 0211
                     movf
                             STARTCALBYTE+1,W ; Lower order address byte of data to be stored
0270 0028
             00533 movwf LOADDR
                                               ; place into counter
```

0271	00E8	00534	decf	LOADDR, F	; Subtract one from loop constant
0272	02A7	00535	incf	HIADDR,F	; Add one for loop constant
0273		00536	programsetpt	tr	
0273	0C06	00537	movlw	CMDISPINCRADDR	; Increment address command load into W
0274	0952	00538	call	commandisp	; Send command to PIC
0275	02E8	00539	decfsz	LOADDR, F	; Decrement lower address
0276	0A73	00540	goto	programsetptr	; Go back again
0277	02E7	00541	decfsz	HIADDR, F	; Decrement high address
0278	0A73	00542	goto	programsetptr	; Go back again
0279	0C03	00543	movlw	.3	; Place start pointer into W, offset address
	008B	00544	subwf	TIMEHIGH,W	; Restore byte count into W
	002F	00545	movwf	BYTECOUNT	; Place into byte counter
	0C12	00546	movlw	STARTCALBYTE+2	; Place start of REAL DATA address into W
	002E	00547	movwf	ADDRPTR	; Update pointer
027E			programisplo	-	
	0C34	00549	movlw	UPPER6BITS	; retlw instruction opcode placed into W
027F	0027	00550	movwf	HIDATA	; Set up upper bits of program word
		00551		sr ADDRPTR	; Set up FSR to point to next value
	0C10	M	movlw	STARTCALBYTE	; Place base address into W
	008E	M	subwf	ADDRPTR, w	; Offset by STARTCALBYTE
	0024	M	movwf	FSR	; Place into FSR
	06A4	M	btfsc	FSR,5	; Shift bits 4,5 to 5,6
	05C4	M	bsf	FSR,6	
	04A4	M	bcf	FSR,5	
	0684	M	btfsc	FSR,4	
	05A4	M	bsf	FSR,5	
	0584	M	bsf	FSR,4	
	0200	00552	movf	INDF,W	; Place next cal param into W
	0028	00553	movwf	LODATA	; Move it out to LODATA
	0208	00554	movf	LODATA, W	; Place LODATA into LOBYTE
	002A	00555	movwf	LOBYTE	;
	0207	00556	movf	HIDATA, W	; Place HIDATA into HIBYTE
	0029	00557	movwf	HIBYTE	i
			7 E		
	006B	00558	clrf	PULSECNT	; Clear pulse counter
0290		00559	pgmispcntlo	p	-
0290 0290	05E3	00559 00560	pgmispcntloo bsf	op STATUS,VFYYES	; Set verify flag
0290 0290 0291	05E3 09B1	00559 00560 00561	pgmispcntloo bsf call	op STATUS,VFYYES pgmvfyisp	; Set verify flag ; Program and verify this byte
0290 0290 0291 0292	05E3 09B1 02AB	00559 00560 00561 00562	pgmispcntloo bsf call incf	op STATUS,VFYYES pgmvfyisp PULSECNT,F	; Set verify flag ; Program and verify this byte ; Increment pulse counter
0290 0290 0291 0292 0293	05E3 09B1 02AB 0C19	00559 00560 00561 00562 00563	pgmispcntloo bsf call incf movlw	op STATUS,VFYYES pgmvfyisp PULSECNT,F .25	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W
0290 0290 0291 0292 0293 0294	05E3 09B1 02AB 0C19 008B	00559 00560 00561 00562 00563 00564	pgmispcntloo bsf call incf movlw subwf	op STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25
0290 0290 0291 0292 0293 0294 0295	05E3 09B1 02AB 0C19 008B 0643	00559 00560 00561 00562 00563 00564 00565	pgmispcntloo bsf call incf movlw subwf btfsc	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts
0290 0290 0291 0292 0293 0294 0295 0296	05E3 09B1 02AB 0C19 008B 0643 0AA9	00559 00560 00561 00562 00563 00564 00565	pgmispcntlood bsf call incf movlw subwf btfsc goto	op STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times
0290 0290 0291 0292 0293 0294 0295 0296 0297	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209	00559 00560 00561 00562 00563 00564 00565 00566	pgmispcntlood bsf call incf movlw subwf btfsc goto movf	op STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts
0290 0290 0291 0292 0293 0294 0295 0296 0297	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209	00559 00560 00561 00562 00563 00564 00565 00566 00567	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf	op STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209	00559 00560 00561 00562 00563 00564 00565 00566 00567	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf	pp STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again!
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029A	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568 00569	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto	pp STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029A 029B	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568 00569 00570	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w LODATA, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029A 029B 029C	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568 00569 00570	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto movf subwf btfss	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w LODATA, w STATUS, Z	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again!
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029A 029B 029C 029D	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568 00570 00571 00572	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto movf subwf subwf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w LODATA, w	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again!
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029F	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743	00559 00560 00561 00562 00563 00564 00565 00566 00567 00568 00570 00571	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispentloop LOBYTE, w LODATA, w STATUS, Z pgmispentloop	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02A0	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040	00559 00560 00561 00562 00563 00564 00565 00566 00567 00570 00571 00572 00573 00574 00576	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w LODATA, w STATUS, Z pgmispcntloop	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again!
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02A0	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispentloop LOBYTE, W LODATA, W STATUS, Z pgmispentloop PULSECNT, W PULSECNT, W	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02AD	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00570 00571 00572 00573 00574 00576	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, w STATUS, Z pgmispfail HIBYTE, w HIDATA, w STATUS, Z pgmispcntloop LOBYTE, w LODATA, w STATUS, Z pgmispcntloop	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02AD	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispentloop LOBYTE, W LODATA, W STATUS, Z pgmispentloop PULSECNT, W PULSECNT, W PULSECNT, W	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02A1 02A2 02A3 02A4	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf movwf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispentloop LOBYTE, W LODATA, W STATUS, Z pgmispentloop PULSECNT, W PULSECNT, W PULSECNT, W	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02A1 02A2 02A3 02A4 02A4	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00570 00571 00572 00573 00574 00575 00576 00577 00578	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf movwf pgmisp3X	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispentloop LOBYTE, W LODATA, W STATUS, Z pgmispentloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 029F 02A1 02A2 02A3 02A4 02A4	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577 00578 00579	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf movwf pgmisp3X bcf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag
0290 0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 02AD 02AL 02A2 02A3 02A4 02A4 02A5 02A6	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577 00578 00579 00580 00581	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf pgmisp3X bcf call	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 02A1 02A2 02A3 02A4 02A4 02A5 02A6 02A7	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577 00578 00579 00580 00581 00582	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf pgmisp3X bcf call decfsz	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 02A1 02A2 02A3 02A4 02A4 02A5 02A6 02A7	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577 00578 00578 00581 00582 00583 00584	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf pgmisp3X bcf call decfsz goto	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F pgmisp3X	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done ; Loop back and program again!
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 02A1 02A2 02A3 02A4 02A4 02A5 02A6 02A7 02A8	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00571 00572 00573 00574 00575 00576 00577 00578 00578 00581 00582 00583 00584	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf pgmisp3X bcf call decfsz goto goto	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F pgmisp3X	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done ; Loop back and program again!
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 029B 029C 029D 029E 02A1 02A2 02A3 02A4 02A4 02A5 02A6 02A7 02A8	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00566 00566 00566 00569 00570 00571 00572 00573 00574 00575 00576 00577 00578 00578 00580 00581 00581 00583 00584 00585	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf addwf pgmisp3X bcf call decfsz goto pgmispfail	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F pgmisp3X prgnextbyte	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done ; Loop back and program again! ; Done - jump to program next byte!
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 0299 0299 0291 0221 02A2 02A3 02A4 02A4 02A5 02A6 02A7 02A8 02A9 02A9	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 01CB 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00566 00566 00566 00569 00570 00571 00572 00573 00574 00575 00576 00577 00578 00578 00580 00581 00581 00583 00584 00585	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf addwf pgmisp3X bcf call decfsz goto pgmispfail bcf	STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F pgmisp3X prgnextbyte	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done ; Loop back and program again! ; Done - jump to program next byte!
0290 0291 0292 0293 0294 0295 0296 0297 0298 0299 0299 0299 0291 0220 0221 02A2 02A3 02A4 02A5 02A6 02A7 02A8 02A9 02A9	05E3 09B1 02AB 0C19 008B 0643 0AA9 0209 0087 0743 0A90 020A 0088 0743 0A90 0040 01CB 01CB 01CB 01CB	00559 00560 00561 00562 00563 00564 00565 00566 00567 00570 00571 00572 00573 00574 00575 00576 00577 00578 00578 00580 00581 00582 00583 00584 00585	pgmispcntlood bsf call incf movlw subwf btfsc goto movf subwf btfss goto movf subwf btfss goto clrw addwf addwf addwf addwf goto clrw pgmisp3X bcf call decfsz goto pgmispfail bcf prgnextbyte	pp STATUS, VFYYES pgmvfyisp PULSECNT, F .25 PULSECNT, W STATUS, Z pgmispfail HIBYTE, W HIDATA, W STATUS, Z pgmispcntloop LOBYTE, W LODATA, W STATUS, Z pgmispcntloop PULSECNT, W PULSECNT, W PULSECNT, W PULSECNT STATUS, VFYYES pgmvfyisp PULSECNT, F pgmisp3X prgnextbyte PORTB, DONELED	; Set verify flag ; Program and verify this byte ; Increment pulse counter ; Place 25 count into W ; Subtract pulse count from 25 ; Skip if NOT 25 pulse counts ; Jump to program failed - only try 25 times ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Subtract programmed and read data ; Skip if programmed is OK ; Miscompare - program it again! ; Clear W reg ; now do 3 times overprogramming pulses ; Add 3X pulsecount to pulsecount ; Clear verify flag ; Program this byte ; Decrement pulse counter, skip when done ; Loop back and program again! ; Done - jump to program next byte! ; Failure - clear green LED!

```
02AC 02AE
            00591 incf ADDRPTR, F
                                               ; Increment pointer to next address
           00592 decfsz BYTECOUNT,F
02AD 02EF
                                              ; See if we sent last byte
            00593 goto programisploop
02AE 0A7E
                                              ; Jump back and send next byte
                            poweroffisp
                                               ; Done - power off PIC and reset it!
02AF 0900
             00594
                     call
02B0
             00595 self
02B0 0AB0
             00596
                            self
                                                ; Done with programming - wait here!
                     goto
             00597
             00598
             00599
             00600 ; *****************************
             00601 ; * pgmvfyisp
             00602; * Program and/or Veryify a word in program memory on the
             00603 ; * application PIC. The data to be programmed is in HIDATA and
             00604 ; * LODATA.
             00605; * RAM used: HIBYTE, LOBYTE, HIDATA, LODATA, TEMP
             02B1
             00607 pgmvfyisp
02B1
             00608 loadcisp
02B1 0C02
            00609 movlw
                            CMDISPLOAD
                                               ; Place load data command into W
02B2 0952
                                               ; Send load data command to PIC
           00610 call
                             commandisp
02B3 0000
           00611 nop
                                               ; Wait one cycle
02B4 0000
            00612 nop
                                               ; Wait one cycle
02B5 0000
            00613 nop
                                               ; Wait one cycle
                                               ; Place LODATA byte into W
02B6 0208
             00614
                     movf
                             LODATA, w
                                               ; Move it to LOBYTE reg
; Place HIDATA byte into W
; Move it to HIBYTE reg
                      movwf LOBYTE
02B7 002A
             00615
02B8 0207
             00616
                      movf
                             HIDATA, w
                     movwf HIBYTE
02B9 0029
            00617
                                               ; Send data to PIC
02BA 0915
            00618
                     call P16cispout
           00619 movlw CMDISPPGMSTART
02BB 0C08
                                               ; Place start programming command into W
02BC 0952
           00620 call commandisp
                                               ; Send start programming command to PIC
02BD
            00621 delay100us
          00622 movlw .32
00623 nop
00624 movwf TEME
02BD 0C20
                                                ; Place 32 into W
02BE 0000
                                                ; Wait one cycle
02BF 002D
                                                ; Move it to TEMP for delay counter
                             TEMP
02C0
             00625 loopprgm
           00626 decfsz TEMP,F
00627 goto loopprg
02C0 02ED
                                               ; Decrement TEMP, skip when delay done
02C1 0AC0
                     goto loopprgm
                                               ; Jump back and loop delay
           00628 movlw CMDISPPGMEND
02C2 0C0E
                                               ; Place stop programming command into W
02C3 0952
           00629 call commandisp
                                                ; Send end programming command to PIC
02C4 07E3
           00630 btfss STATUS, VFYYES
                                              ; Skip if we are supposed to verify this time
           00631
                     retlw 0
02C5 0800
                                                ; Done - return!
0206 0000
             00632
                      gon
                                                ; Wait one cycle
02C7
             00633 readcisp
                   movlw CMDISPREAD
02C7 0C04
                                               ; Place read data command into W
             00634
02C8 0952
             00635
                      call
                              commandisp
                                               ; Send read data command to PIC
                                               ; Read programmed data
                     call
0209 0920
             00636
                             P16cispin
02CA 0800
             00637
                     retlw 0
                                               ; Done - return!
             00638
                     END
```

MEMORY USAGE MAP ('X' = Used, '-' = Unused)

All other memory blocks unused.

Program Memory Words Used: 402 Program Memory Words Free: 1646

Errors : 0

Warnings: 0 reported, 0 suppressed Messages: 2 reported, 0 suppressed

APPENDIX B:

```
MPASM 01.40.01 Intermediate ISPTEST.ASM 3-31-1997 10:55:57
                                                               PAGE 1
LOC OBJECT CODE LINE SOURCE TEXT
 VALUE
             00001; Filename: ISPTEST.ASM
             00002 ; ***********************
             00003 ; * Author: John Day
             00004 ; *
                       Sr. Field Applications Engineer
             00005 ; *
                              Microchip Technology
             00006; * Revision: 1.0
                           August 25, 1995
             00007 ; * Date
             00008 ; * Part:
                              PIC16CXX
             00009 ; * Compiled using MPASM V1.40
             00010 ; ************************
             00011; * Include files:
             00012 ; *
                             P16CXX.ASM
             00013 ; **********************
             00014 ; * Fuses: OSC: XT (4.0 Mhz xtal)
                             WDT: OFF
CP: OFF
             00015 ; *
             00016 ; *
             00017 ; *
                         PWRTE: OFF
             00019; * This program is intended to be used as a code example to
             00020 ; * show how to comunicate with a manufacturing test jig that
             00021 ; * allows this PIC16CXX device to self program. The RB6 and RB7
             00022 ; \star lines of this PIC16CXX device are used to clock the data from
             00023 ; * this device to the test jig (running ISPPRGM.ASM). Once the
             00024 ; * PIC16C58 running ISPPRGM in the test jig receives the data,
             00025; * it places this device in test mode and programs these parameters.
             00026; \star The code with comments "TEST -" is used to create some fakecalibration \star
             00027; \star parameters that are first written to addresses STARTCALBYTE through
             00028; * ENDCALBYTE and later used to call the self-programming algorithm.
             00029; * Replace this code with your parameter calculation procedure,
             00030 ; \star placing each parameter into the STARTCALBYTE to ENDCALBYTE
             00031; * file register addresses (16 are used in this example). The address
             00032; * "lookuptable" is used by the main code later on for the final lookup
             00033 ; * table of calibration constants. 16 words are reserved for this lookup *
             00034 ; * table.
             00036 ; * Program Memory:
             00037 : *
                                49 Words - communication with test jig
             00038; *
                                17 Words - calibration look-up table (16 bytes of data)
             00039 ; *
                               13 Words - Test Code to generate Calibration Constants
             00040 ; * RAM Memory:
                              16 Bytes -Temporary- Store 16 bytes of calibration constant*
             00041 ; *
             00042 ; *
                                4 Bytes -Temporary- Store 4 bytes of temp variables
             00043 ; **********************************
             00044
Warning[217]: Hex file format specified on command line.
             00045 list p=16C71,f=inhx8m
                    include <p16C71.inc>
             00046
                       LIST
             00002; P16C71.INC Standard Header File, Version 1.00 Microchip Technology, Inc.
             00142
                    LIST
2007 3FF1
             00047
                     __CONFIG _CP_OFF&_WDT_OFF&_XT_OSC&_PWRTE_OFF
             00048
             00049 ; ****************
             00050; * Port A (RA0-RA4) bit definitions *
             00051 ; ******************
             00052 ; Port A is not used in this test program
             00053
             00054 ; ******************
             00055; * Port B (RB0-RB7) bit definitions *
```

```
00056 ; ******************
             00057 #define CLOCK 6; clock line for ISP
             00058 #define DATA 7; data line for ISP
             00059; Port pins RB0-5 are not used in this test program
             00060
             00061 ; ******************
             00062 ; * RAM register usage definition
             00063 ; *******************
 000000C
             00064 CSUMTOTAL EQU OCh ; Address for checksum var
                          EQU 0Dh ; Address for COUNT var
 000000D
            00065 COUNT
 000000E
             00066 DATAREG EQU 0Eh ; Address for Data output register var
             00067 COUNTDLY EQU 0Fh ; Address for clock delay counter
 000000F
             00068
             00069 ; These two symbols are used for the start and end address
             00070 ; in RAM where the calibration bytes are stored. There are 16 bytes
             00071; to be stored in this example; however, you can increase or
             00072 ; decrease the number of bytes by changing the STARTCALBYTE or ENDCALBYTE
             00073 ; address values.
             00074
 00000010
             00075 STARTCALBYTE EQU 10h
                                         ; Address pointer for start CAL byte
 0000002F
             00076 ENDCALBYTE
                              EQU 2Fh
                                          ; Address pointer for end CAL byte
             00077
             00078; Table length of lookup table (number of CAL parameters to be stored)
             00079
 00000020
             00080 CALTABLELENGTH EQU ENDCALBYTE - STARTCALBYTE + 1
             00081
0000
             00082
                     ORG 0
             00084 ; * testcode routine
             00085; * TEST code - sets up RAM register with register address as data *
             00086; * Uses file register STARTCALBYTE through ENDCALBYTE to store the*
             00087 ; * calibration values that are to be programmed into the lookup
             00088; * table by the test jig running ISPPRGM.
             00089 ; * Customer would place calibration code here and make sure that
             00090 ; * calibration constants start at address STARTCALBYTE
            0000
            00092 testcode
0000 3010
            00093 movlw STARTCALBYTE ; TEST -
                                         ; TEST - Init FSR with start of RAM addres
0001 0084
           00094
                    movwf FSR
0002
            00095 looptestram
0002 0804
            00096 movf FSR,W
                                         ; TEST - Place address into W
0003 0080
                  movwf INDF
            00097
                                         ; TEST - Place address into RAM data byte
          ; TEST - Move to next address
0004 0A84
                                         ; TEST - Place current address into W
0005 0804
                    sublw ENDCALBYTE+1 ; TEST - Subtract from end of RAM
0006 3C30
                                         ; TEST - Skip if at END of ram
; TEST - Jump back and init next RAM byte
0007 1D03
0008 2802
                                         ; TEST - Clear W
0009 0103
           00104 call lookuptable
000A 200F
                                         ; TEST - Get first CAL value from lookup table
000B 3CFF
           00105 sublw 0FFh
                                         ; TEST - Check if lookup CAL table is blank
                  btfsc STATUS,Z
           00106
                                         ; TEST - Skip if table is NOT blank
000C 1903
            00107
                                         ; TEST - Table blank - send out cal parameters
000D 2830
                    goto calsend
000E
            00108 mainloop
000E 280E
            00109
                            mainloop
                                          ; TEST - Jump back to self since CAL is done
            00110
             00112 ; * lookuptable
             00113 ; * Calibration constants look-up table. This is where the CAL
             00114 ; * Constants will be stored via ISP protocol later. Note it is
             00115 ; * blank, since these values will be pogrammed by the test jig
             00116 ; * running ISPPRGM later.
             00117 ; *
                       Input Variable: W stores index for table lookup
                        Output Variable: W returns with the calibration constant
             00119; * NOTE: Blank table when programmed reads "FF" for all locations *
             000F
             00121 lookuptable
```

```
00122
                             PCL, F
                                            ; Place the calibration constant table here!
000F 0782
                      addwf
             00123
                             lookuptable + CALTABLELENGTH
002F
             00124
                      ORG
                                           ; Return FF at last location for a blank table
002F 34FF
             00125
                      retlw
                             0FFh
             00126
             00127 ; **********************************
             00128 ; * calsend subroutine
             00129 ; * Send the calibration data stored in locations STARTCALBYTE
             00130 ; * through ENDCALBYTE in RAM to the programming jig using a serial*
             00131; * clock and data protocol
                         Input Variables: STARTCALBYTE through ENDCALBYTE
             00132 ; *
             0030
             00134 calsend
                   clrf
                                         ; Clear CSUMTOTAL reg for delay counter
0030 018C
             00135
                            CSUMTOTAL
0031 018D
             00136
                      clrf
                             COUNT
                                           ; Clear COUNT reg to delay counter
0032
             00137 delayloop
                                           ; Delay for 100 mS to wait for prog jig wakeup
            00138 decfsz COUNT,F
0032 0B8D
                                           ; Decrement COUNT and skip when zero
0033 2832
           00139
                     goto delayloop
                                           ; Go back and delay again
           00140 decfsz CSUMTOTAL,F
0034 0B8C
                                          ; Decrement CSUMTOTAL and skip when zero
0035 2832
           00141 goto delayloop
                                          ; Go back and delay again
0036 0186
            00142 clrf PORTB
                                          ; Place "0" into port b latch register
                                         ; Switch to bank 1
                            STATUS, RPO
0037 1683
           00143 bsf
0038 303F 00144 movlw b'00111111'; RB6,7 set to outputs Message[302]: Register in operand not in bank 0. Ensure that bank bits are correct.
                                         ; Move to TRIS registers
0039 0086
             00145
                     movwf TRISB
                                         ; Switch to bank 0
003A 1283
             00146
                     bcf
                             STATUS, RPO
                     clrf
003B 018C
            00147
                             CSUMTOTAL
                                            ; Clear checksum total byte
            00148 movlw high lookuptable+1; place MSB of first addr of cal table into W
003C 3001
003D 204D
            00149 call sendcalbyte
                                          ; Send the high address out
003E 3010
           00150 movlw low lookuptable+1 ; place LSB of first addr of cal table into W
003F 204D
           00151 call sendcalbyte ; Send low address out
           00152 movlw STARTCALBYTE
0040 3010
                                          ; Place RAM start address of first cal byte
0041 0084
            00153
                                      ; Place this into FSR
                    movwf FSR
0042
             00154 loopcal
0042 0800
             00155 movf
                             INDF,W
                                          ; Place data into W
           00156
0043 204D
                      call
                             sendcalbyte
                                           ; Send the byte out
                     incf FSR,F
0044 0A84
           00157
                                            ; Move to the next cal byte
                                           ; Place byte address into W
0045 0804
           00158 movf FSR,W
0046 3C30
           00159 sublw ENDCALBYTE+1 ; Set Z bit if we are at the end of CAL data
0047 1D03
           00160 btfss STATUS, Z
                                         ; Skip if we are done
0048 2842
           00161 goto loopcal
                                           ; Go back for next byte
                            CSUMTOTAL, W
0049 080C
                    movf
                                           ; place checksum total into W
            00162
004A 204D
             00163
                     call
                             sendcalbyte
                                            ; Send the checksum out
004B 0186
             00164
                      clrf
                             PORTB
                                            ; clear out port pins
004C
             00165 calsenddone
004C 284C
             00166
                     goto calsenddone
                                            ; We are done - go home!
             00167
             00168 ; ********************************
             00169 ; * sendcalbyte subroutine
             00170 ; \star Send one byte of calibration data to the programming jig
             00171 ; *
                         Input Variable: W contains the byte to be sent
             00172 ; *********************************
004D
             00173 sendcalbyte
                                          ; Place send byte into data register
004D 008E
             00174 movwf DATAREG
                            CSUMTOTAL, F
004E 078C
             00175
                      addwf
                                            ; Update checksum total
004F 3008
            00176
                            .8
                                            ; Place 8 into W
                     movlw
0050 008D
            00177
                    movwf COUNT
                                            ; set up counter register
0051
            00178 loopsendcal
0051 1706
            00179 bsf PORTB, CLOCK
                                          ; Set clock line high
0052 205C
             00180 call delaysend
                                          ; Wait for test jig to synch up
0053 0D8E
                                           ; Rotate to next bit
             00181
                     rlf DATAREG,F
                                           ; Assume data bit is high
0054 1786
             00182
                      bsf
                             PORTB, DATA
0055 1C03
             00183
                      btfss STATUS, C
                                           ; Skip if the data bit was high
0056 1386
             00184
                      bcf
                             PORTB, DATA
                                           ; Set data bit to low
0057 1306
                             PORTB, CLOCK
                                            ; Clear clock bit to clock data out
             00185
                      bcf
0058 205C
                     call delaysend
             00186
                                            ; Wait for test jig to synch up
```

```
0059 0B8D 00187 decfsz COUNT,F ; Skip after 8 bits 005A 2851 00188 goto loopsendcal ; Jump back and send next bit 005B 0008 00189 return
                                     ; We are done with this byte so return!
           00190
           00192 ; * delaysend subroutine
           00193 ; * Delay for 50 ms to wait for the programming jig to synch up
           005C
           00195 delaysend
005C 3010 00196 movlw 10h
                                   ; Delay for 16 loops
005D 008F 00197
                 movwf COUNTDLY
                                   ; Use COUNTDLY as delay count variable
005E
          00198 loopdelaysend
        00199 decfsz COUNTDLY,F
00200 goto loopdelaysend
00201 return
                                   ; Decrement COUNTDLY and skip when done
005E 0B8F
                goto loopdelaysend ; Jump back for more delay
005F 285E
                return
END
0060 0008
           00202
MEMORY USAGE MAP ('X' = Used, '-' = Unused)
0040 : XXXXXXXXXXXXX XXXXXXXXXXXXXX X-----
2000 : -----X------
All other memory blocks unused.
Program Memory Words Used:
Program Memory Words Free: 958
Errors :
          0
Warnings: 1 reported,
                    0 suppressed
Messages :
        1 reported,
                      0 suppressed
```



NOTES:

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg.

No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205

India

Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy
Tel: 39-0331-742611 Fax: 39-0331-466781

United Kingdom

Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU

Tel: 44 118 921 5869 Fax: 44-118 921-5820